AT89C51AC3-RDTIM datasheet(91/140 Pages) ATMEL

91 / 140 page

AT89C51AC3

4383D–8051–02/08

Figure 52. SPI Interrupt Requests Generation

Registers

Three registers in the SPI module provide control, status and data storage functions.

These registers are describe in the following paragraphs.

Serial Peripheral Control

•

The Serial Peripheral Control Register does the following:

•

Selects one of the Master clock rates

•

Configure the SPI Module as Master or Slave

•

Selects serial clock polarity and phase

•

Enables the SPI Module

•

Frees the SS pin for a general-purpose

Table 48 describes this register and explains the use of each bit

Table 48. SPCON Register

SPCON - Serial Peripheral Control Register (0D4H)

SPI

CPU Interrupt Request

SPIF

SPTEIE

SPTE

MODF

MODFIE

SPR2

SPEN

SSDIS

MSTR

CPOL

CPHA

SPR1

SPR0

Bit Number

Bit Mnemonic

Description

SPR2

Serial Peripheral Rate 2

Bit with SPR1 and SPR0 define the clock rate (See bits SPR1 and

SPR0 for detail).

SPEN

Serial Peripheral Enable

Cleared to disable the SPI interface (internal reset of the SPI).

Set to enable the SPI interface.

SSDIS

SS Disable

Cleared to enable SS in both Master and Slave modes.

Set to disable SS in both Master and Slave modes. In Slave mode,

this bit has no effect if CPHA =’0’. When SSDIS is set, no MODF

interrupt request is generated

MSTR

Serial Peripheral Master

Cleared to configure the SPI as a Slave.

Set to configure the SPI as a Master.

AT89C51AC3-RDTIM 数据表(PDF) 91 Page - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 91 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载