数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADCLK854/PCBZ 数据表(PDF) 3 Page - Analog Devices

部件名 ADCLK854/PCBZ
功能描述  1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADCLK854/PCBZ 数据表(HTML) 3 Page - Analog Devices

  ADCLK854/PCBZ Datasheet HTML 1Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 2Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 3Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 4Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 5Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 6Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 7Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 8Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
ADCLK854
Rev. 0 | Page 3 of 16
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
Typical (Typ) values are given for VS = 1.8 V and TA = 25°C, unless otherwise noted. Minimum (Min) and maximum (Max) values are given over
the full VS = 1.8 V ± 5% and TA = −40°C to +85°C variation, unless otherwise noted. Input slew rate > 1 V/ns, unless otherwise noted.
Table 1. Clock Inputs and Outputs
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
CLOCK INPUTS
Differential input
Input Frequency
0
1200
MHz
Input Sensitivity, Differential
150
mV p-p
Jitter performance improves with higher slew
rates (greater voltage swing)
Input Level
1.8
V p-p
Larger voltage swings can turn on the protection
diodes and degrade jitter performance
Input Common-Mode Voltage
VCM
VS/2 − 0.1
VS/2 + 0.5
V
Inputs are self-biased; enables ac coupling
Input Common-Mode Range
VCMR
0.4
VS − 0.4
V
Inputs dc-coupled with 200 mV p-p signal applied
Input Voltage Offset
30
mV
Input Sensitivity, Single-Ended
150
mV p-p
CLKx ac-coupled; CLKx ac bypassed to ground
Input Resistance (Differential)
7
Input Capacitance
CIN
2
pF
Input Bias Current (Each Pin)
−350
+350
μA
Full input swing
LVDS CLOCK OUTPUTS
Termination = 100 Ω; differential (OUTx, OUTx)
Output Frequency
1200
MHz
See Figure 9 for swing vs. frequency
Output Voltage Differential
VOD
247
344
454
mV
Delta VOD
ΔVOD
50
mV
Offset Voltage
VOS
1.125
1.25
1.375
V
Delta VOS
ΔVOS
50
mV
Short-Circuit Current
ISA, ISB
3
6
mA
Each pin (output shorted to GND)
CMOS CLOCK OUTPUTS
Single-ended; termination = open; OUTx and
OUTx in phase
Output Frequency
250
MHz
With 10 pF load per output; see Figure 16 for
swing vs. frequency
Output Voltage High
VOH
VS − 0.1
V
@ 1 mA load
Output Voltage Low
VOL
0.1
V
@ 1 mA load
Output Voltage High
VOH
VS − 0.35
V
@ 10 mA load
Output Voltage Low
VOL
0.35
V
@ 10 mA load
Reference Voltage
VREF
Output Voltage
VS/2 − 0.1
VS/2
VS/2 + 0.1
V
±500 μA
Output Resistance
60
Ω
Output Current
500
μA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com