数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADCLK854/PCBZ 数据表(PDF) 5 Page - Analog Devices

部件名 ADCLK854/PCBZ
功能描述  1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADCLK854/PCBZ 数据表(HTML) 5 Page - Analog Devices

  ADCLK854/PCBZ Datasheet HTML 1Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 2Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 3Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 4Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 5Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 6Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 7Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 8Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
ADCLK854
Rev. 0 | Page 5 of 16
CLOCK CHARACTERISTICS
Table 3. Clock Output Phase Noise
Parameter
Min
Typ
Max
Unit
Conditions
CLOCK-TO-LVDS ABSOLUTE PHASE NOISE
Input slew rate > 1 V/ns
1000 MHz
−90
dBc/Hz
@ 10 Hz offset
−108
dBc/Hz
@ 100 Hz offset
−117
dBc/Hz
@ 1 kHz offset
−126
dBc/Hz
@ 10 kHz offset
−135
dBc/Hz
@ 100 kHz offset
−141
dBc/Hz
@ 1 MHz offset
−146
dBc/Hz
@ 10 MHz offset
CLOCK-TO-CMOS ABSOLUTE PHASE NOISE
Input slew rate > 1 V/ns
200 MHz
−101
dBc/Hz
@ 10 Hz offset
−119
dBc/Hz
@ 100 Hz offset
−127
dBc/Hz
@ 1 kHz offset
−138
dBc/Hz
@ 10 kHz offset
−147
dBc/Hz
@ 100 kHz offset
−153
dBc/Hz
@ 1 MHz offset
−156
dBc/Hz
@ 10 MHz offset
LOGIC AND POWER CHARACTERISTICS
Table 4. Control Pin Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
CONTROL PINS (IN_SEL, CTRL_x, SLEEP) 1
Logic 1 Voltage
VIH
VS − 0.4
V
Logic 0 Voltage
VIL
0.4
V
Logic 1 Current
IIH
5
8
20
μA
Logic 0 Current
IIL
−5
+5
μA
Capacitance
2
pF
POWER
Supply Voltage Requirement
VS
1.71
1.8
1.89
V
VS = 1.8 V ± 5%
LVDS Outputs
Full operation
LVDS @ 100 MHz
84
100
mA
All outputs enabled as LVDS and loaded, RL = 100 Ω
LVDS @ 1200 MHz
175
215
mA
All outputs enabled as LVDS and loaded, RL = 100 Ω
CMOS Outputs
Full operation
CMOS @ 100 MHz
115
140
mA
All outputs enabled as CMOS and loaded, CL = 10 pF
CMOS @ 250 MHz
265
325
mA
All outputs enabled as CMOS and loaded, CL = 10 pF
SLEEP
3
mA
SLEEP pin pulled high; does not include power dissipated
in the external resistors
Power Supply Rejection 2
LVDS
PD
t
PSR
0.9
ps/mV
CMOS
PD
t
PSR
1.2
ps/mV
1 These pins each have a 200 kΩ internal pull-down resistor.
2 Change in tPD per change in VS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com