数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADCLK854/PCBZ 数据表(PDF) 4 Page - Analog Devices

部件名 ADCLK854/PCBZ
功能描述  1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADCLK854/PCBZ 数据表(HTML) 4 Page - Analog Devices

  ADCLK854/PCBZ Datasheet HTML 1Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 2Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 3Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 4Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 5Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 6Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 7Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 8Page - Analog Devices ADCLK854/PCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
ADCLK854
Rev. 0 | Page 4 of 16
TIMING CHARACTERISTICS
Table 2. Timing Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Conditions
LVDS OUTPUTS
Termination = 100 Ω differential; 3.5 mA
Output Rise/Fall Time
tR , tF
135
235
ps
20% to 80% measured differentially
Propagation Delay, Clock-to-LVDS Output
tPD
1.5
2.0
2.7
ns
VICM = VREF, VID = 0.5 V
Temperature Coefficient
2.0
ps/°C
Output Skew1
LVDS Outputs in the Same Bank
50
ps
All LVDS Outputs
On the Same Part
65
ps
Across Multiple Parts
390
ps
Additive Time Jitter
Integrated Random Jitter
54
fs rms
BW = 12 kHz to 20 MHz; clock = 1000 MHz
74
fs rms
BW = 50 kHz to 80 MHz; clock = 1000 MHz
86
fs rms
BW = 10Hz to 100 MHz; clock = 1000 MHz
Broadband Random Jitter 2
150
fs rms
Input slew = 1 V/ns, see Figure 11
Crosstalk Induced Jitter
260
fs rms
Calculated from spur energy with an
interferer 10 MHz offset from the carrier
CMOS OUTPUTS
Output Rise/Fall Time
tR, tF
525
950
ps
20% to 80%; CLOAD = 10 pF
Propagation Delay, Clock-to-CMOS Output
tPD
2.5
3.2
4.2
ns
10 pF load
Temperature Coefficient
2.2
ps/°C
Output Skew1
CMOS Outputs in the Same Bank
155
ps
All CMOS Outputs
On the Same Part
175
ps
Across Multiple Parts
640
ps
Additive Time Jitter
Integrated Random Jitter
56
fs rms
BW = 12 kHz to 20 MHz; clock = 200 MHz
Broadband Random Jitter2
100
fs rms
Input slew = 2 V/ns, see Figure 11
Crosstalk Induced Jitter
260
fs rms
Calculated from spur energy with an
interferer 10 MHz offset from the carrier
LVDS-TO-CMOS OUTPUT SKEW 3
LVDS Output(s) and CMOS Output(s) on the
Same Part
0.8
1.6
ns
CMOS load = 10 pF and LVDS load = 100 Ω
1 This is the difference between any two similar delay paths while operating at the same voltage and temperature.
2 Calculated from the SNR of the ADC method.
3 Measured at the rising edge of the clock signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com