ST7263BEX datasheet(110/186 Pages) STMICROELECTRONICS

110 / 186 page

On-chip peripherals

ST7263Bxx

110/186

Doc ID 7516 Rev 8

Mode selection

The interface can operate in the four following modes:

●

Slave transmitter/receiver

●

Master transmitter/receiver

By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a START

condition and from master to slave in case of arbitration loss or a STOP generation, allowing

then Multi-Master capability.

Communication flow

In Master mode, it initiates a data transfer and generates the clock signal. A serial data

transfer always begins with a start condition and ends with a stop condition. Both start and

stop conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognizing its own address (7-bit), and the

General Call address. The General Call address detection may be enabled or disabled by

software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte following the

start condition is the address byte; it is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must

send an acknowledge bit to the transmitter. Refer to Figure 46.

Figure 46.

I²C bus protocol

Acknowledge may be enabled and disabled by software.

The I²C interface address and/or general call address can be selected by software.

The speed of the I²C interface may be selected between Standard (up to 100 kHz) and Fast

I²C (up to 400 kHz).

SDA/SCL line control

Transmitter mode: the interface holds the clock line low before transmission to wait for the

microcontroller to write the byte in the Data register.

Receiver mode: the interface holds the clock line low after reception to wait for the

microcontroller to read the byte in the Data register.

The SCL frequency (FSCL) is controlled by a programmable clock divider which depends on

the I²C bus mode.

When the I²C cell is enabled, the SDA and SCL ports must be configured as floating inputs.

In this case, the value of the external pull-up resistor used depends on the application.

SCL

SDA

MSB

ACK

STOP

START

CONDITION

VR02119B

ST7263BEx 数据表(PDF) 110 Page - STMicroelectronics

ST7263BEx 数据表(HTML) 110 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载