 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STM32F107VC 数据表(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F107VC 数据表(HTML) 12 Page - STMicroelectronics |
|
|
12 / 95 page  Description STM32F105xx, STM32F107xx 12/95 Doc ID 15274 Rev 4 2.3 Overview Figure 1. STM32F105xx and STM32F107xx connectivity line block diagram 1. TA = –40 °C to +85 °C (suffix 6, see Table 60) or –40 °C to +105 °C (suffix 7, see Table 60), junction temperature up to 105 °C or 125 °C, respectively. 2. AF = alternate function on I/O port pin. PA[ 15:0] EXT.IT WWDG 12bit ADC1 16 ADC12_INs common to ADC1 & ADC2 JTDI JTCK/SWCLK JTMS/SWDIO NJTRST JTDO NRST VDD = 2 to 3.6 V 80 AF PB[ 15:0] PC[15:0] AHB to APB2 CAN1_RX as AF 2x(8x16b it) WKUP GPIO port A P GPIO port B P Fmax: 72 MHz VSS SCL,SDA,SMBA I2C2 (1) GP DMA1 TIM2 TIM3 XTAL osc 3-25 MHz XTAL 32kHz OSC_IN OSC_OUT C_O OSC32_OUT OSC32_IN HCLK as AF Flash 256 KB Voltage reg. 3.3 V to 1.8 V VDD18 Power Backup interface as AF TIM4 64 bit RTC RC HS Cortex-M3 CPU Ibus Dbus SRAM 512B USART1 USART2 SPI2 / I2S2 (1) bx CAN1 7 channels Backup register 4 Channels TIM1 4 compl. Channels SCL,SDA, SMBA I2C1 as AF RX,TX, CTS, RTS, USART3 Temp sensor PD[15:0] PE[15:0] BKIN, ETR input as AF 4 Channels , ETR 4 Channels , ETR 4 Channels , ETR FCLK RC LS Standby IWDG @VDD @V BAT POR / PDR Supply supervision @VDDA VDDA VSSA @VDDA VBAT=1.8 V to 3.6 V CK as AF RX,TX, CTS, RTS, CK as AF RX,TX, CTS, RTS, CK as AF NVIC SPI1 MOSI,MISO, SCK,NSS as AF 12bit ADC2 IF IF interface PVD Reset Int @VDD AHB to APB1 AWU POR TAMPER-RTC/ ALARM/SECOND OUT System 2x(8x16b it) SPI3 / I2S3 UART4 RX,TX as AF UART5 RX,TX as AF TIM5 4 Channel s, ETR Reset & clock control 12bit DAC1 IF IF IF 12bit DAC 2 @VDDA USB OTG FS SOF VBUS ID DM DP SRAM 64 KB GP DMA2 5 channels TIM6 TIM7 CAN1_TX as AF SW/JTAG TPIU ETM Trace/Trig TRACECLK TRACED[0:3] as AF as AF as AF as AF as AF Ethernet MAC 10/100 SRAM 1.25 KB DPRAM 2 KB DPRAM 2 KB MII_TXD[3:0]/RMII_TXD[1:0] MII_TX_CLK/RMII_TX_CLK MII_TX_EN/RMII_TX_EN MII_RXD[3:0]/RMII_RXD[1:0] MII_RX_ER/RMII_RX_ER MII_RX_CLK/RMII_REF_CLK MII_RX_DV/RMII_CRS_DV MII_CRS MII_COL/RMII_COL MDC MDIO PPS_OUT bxCAN2 CAN2_RX as AF CAN2_TX a s AF ai15411 DAC_OUT1 as AF DAC_OUT2 as AF @VDDA PLL GPIO port C GPIO port D GPIO port E V REF+ V REF– MOSI/SD, MISO, MCK, SCK/CK, NSS/WS as AF MOSI/SD, MISO, MCK, SCK/CK, NSS/WS as AF PCLK1 PCLK2 PLL2 PLL3 PLL3 DMA Ethernet |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
