数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ATtiny10 数据表(PDF) 38 Page - ATMEL Corporation

部件名 ATtiny10
功能描述  8-bit Microcontroller with 512/1024 Bytes In-System Programmable Flash
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

ATtiny10 数据表(HTML) 38 Page - ATMEL Corporation

Back Button ATtiny10 Datasheet HTML 34Page - ATMEL Corporation ATtiny10 Datasheet HTML 35Page - ATMEL Corporation ATtiny10 Datasheet HTML 36Page - ATMEL Corporation ATtiny10 Datasheet HTML 37Page - ATMEL Corporation ATtiny10 Datasheet HTML 38Page - ATMEL Corporation ATtiny10 Datasheet HTML 39Page - ATMEL Corporation ATtiny10 Datasheet HTML 40Page - ATMEL Corporation ATtiny10 Datasheet HTML 41Page - ATMEL Corporation ATtiny10 Datasheet HTML 42Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 168 page
background image
38
8127C–AVR–10/09
ATtiny4/5/9/10
selected, the low level must be held until the completion of the currently executing instruction to
generate an interrupt.
9.3.2
EIMSK – External Interrupt Mask Register
• Bits 7:1 – Res: Reserved Bits
These bits are reserved and will always read zero.
• Bit 0 – INT0: External Interrupt Request 0 Enable
When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the exter-
nal pin interrupt is enabled. The Interrupt Sense Control bits (ISC01 and ISC00) in the External
Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising
and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt
request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt
Request 0 is executed from the INT0 Interrupt Vector.
9.3.3
EIFR – External Interrupt Flag Register
• Bits 7:1 – Res: Reserved Bits
These bits are reserved and will always read zero.
• Bit 0 – INTF0: External Interrupt Flag 0
When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set
(one). If the I-bit in SREG and the INT0 bit in EIMSK are set (one), the MCU will jump to the cor-
responding Interrupt Vector.
The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared
by writing a logical one to it.
This flag is constantly zero when INT0 is configured as a level interrupt.
Table 9-2.
Interrupt 0 Sense Control
ISC01
ISC00
Description
0
0
The low level of INT0 generates an interrupt request.
0
1
Any logical change on INT0 generates an interrupt request.
1
0
The falling edge of INT0 generates an interrupt request.
1
1
The rising edge of INT0 generates an interrupt request.
Bit
7
6
543
21
0
0x13
–INTO
EIMSK
Read/Write
RRR
RR
RR
R/W
Initial Value
0
0
0
0
0
0
0
0
Bit
7
6
543
21
0
0x14
INTF0
EIFR
Read/Write
RRR
RR
RR
R/W
Initial Value
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com