数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS5130ASST 数据表(PDF) 9 Page - ams AG

部件名 AS5130ASST
功能描述  8 Bit Programmable Magnetic Rotary Encoder with Motion Detection & Multiturn
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS5130ASST 数据表(HTML) 9 Page - ams AG

Back Button AS5130ASST Datasheet HTML 5Page - ams AG AS5130ASST Datasheet HTML 6Page - ams AG AS5130ASST Datasheet HTML 7Page - ams AG AS5130ASST Datasheet HTML 8Page - ams AG AS5130ASST Datasheet HTML 9Page - ams AG AS5130ASST Datasheet HTML 10Page - ams AG AS5130ASST Datasheet HTML 11Page - ams AG AS5130ASST Datasheet HTML 12Page - ams AG AS5130ASST Datasheet HTML 13Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
www.austriamicrosystems.com
Revision 1.09
9 - 40
AS5130
Data Sheet - E l e c t r i c a l C h a r a c t e r i s t i c s
Timing Characteristics
TAMB = -40 to 125ºC, unless otherwise noted.
Magnetic Input Range
The magnetic input range is defined by the AGC loop. This regulating loop keeps the Hall sensor output in the optimum
range for low SNR by adjusting the Hall bias current. This loop can adjust to a magnetic field strength variation of
±38%. The AGC output voltage is an indicator for the magnetic field.
The nominal magnetic field for a balanced AGC is defined by the Hall bias and the Hall sensitivity and can be set by a
variable gain in the signal path. The gain can be set in 8 steps in the OTP or by the SSI in a mirror register. The
resulting magnetic input range is a value of Bnominal±38% inside of a range of 32mT …75mT, if the trimming is
performed by the customer.
Table 4. Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
t0
Rising CLK to CS
15
--
ns
t1
Chip select to positive edge of CLK
15
--
ns
t2
Chip select to drive bus externally
--
--
ns
t3
Setup time command bit,
Data valid to positive edge of CLK
30
ns
t4
Hold time command bit,
Data valid after positive edge of CLK
30
ns
t5
Float time,
Positive edge of CLK for last
command bit to bus float
30
CLK/2
ns
t6
Bus driving time,
Positive edge of CLK for last
command bit to bus drive
CLK/2
+0
CLK/2
+30
ns
t7
Setup time data bit,
Data valid to positive edge of CLK
CLK/2
+0
CLK/2
+30
ns
t8
Hold time data bit,
Data valid after positive edge of CLK
CLK/2
+0
CLK/2
+30
ns
t9
Hold time chip select,
Positive edge CLK to negative edge
of chip select
30
ns
t10
Bus floating time,
Negative edge of chip select to float
bus
030
ns
tTO
Timeout period in 2-wire mode (from
rising edge of CLK)
20
24
µs
Table 5. Magnetic Input Range
Setting
01
2
3
45
6
7
Binary
000
001
010
011
100
101
110
111
Gain A
0.9
1.05
1.2
1.4
1.65
1.9
2.2
2.55
Blimit
Max. 75mT
Min. 32mT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com