CS8427-CSZ datasheet(21/60 Pages) CIRRUS

21 / 60 page

CS8427

DS477F5

AES3

Encoder

&Driver

Serial

Audio

Output

OLRCK

OSCLK

SDOUT

TXP

TXN

PLL

RMCK

TXD1-0:

SPD1-0:

OUTC:

INC:

RXD1-0:

Clock Source Control Bits

Data Flow Control Bits

AES3

Rx &

Decode

RXP

RXN

Serial

Audio

Input

ILRCK

ISCLK

SDIN

Figure 9. AES3 Input to Serial Audio Output,

Serial Audio Input to AES3 Out

NOTE: Applications implementing both the Seri-

al Audio Output Port and the AES3 Transmitter

must operate at the same sample rate because

they are both controlled by the same clock

source.

OMCK

TXD1-0:

SPD1-0:

OUTC:

INC:

RXD1-0:

Clock Source Control Bits

Data Flow Control Bits

AES3

Rx &

Decode

I LRCK

ISCLK

SDIN

TXP

TXN

Serial

Audio

Input

Figure 11. Input Serial Port to AES3 Transmitter

without PLL

Serial

Audio

Output

OLRCK

OSCLK

SDOUT

PLL

RMCK

TXD1-0:

SPD1-0:

OUTC:

INC:

RXD1-0:

Clock Source Control Bits

Data Flow Control Bits

AES3

Rx &

Decode

RXP

RXN

TXOFF : 1

Figure 10. AES3 Input to Serial Audio Output Only

RMCK

TXD1-0:

SPD1-0:

OUTC:

INC:

RXD1-0:

Clock Source Control Bits

Data Flow Control Bits

AES3

Rx &

Decode

ILRCK

ISCLK

SDIN

TXP

TXN

Serial

Audio

Input

PLL

Figure 12. Input Serial Port to AES3 Transmitter

with PLL

NOTE: In this mode, ILRCK and ISCLK are

inputs only.

CS8427-CSZ 数据表(PDF) 21 Page - Cirrus Logic

CS8427-CSZ 数据表(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

CS8427-CSZ 数据表(PDF) 21 Page - Cirrus Logic

CS8427-CSZ 数据表(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载