CS8427-CSZ datasheet(30/60 Pages) CIRRUS

30 / 60 page

CS8427

DS477F5

SPD1:SPD0 - Serial Audio Output Port Data Source

Default = ‘10’

00 - Reserved

01 - Serial Audio Input Port

10 - AES3 receiver

11 - Reserved

11.4 Clock Source Control (04h)

This register configures the clock sources of various blocks. In conjunction with the Data Flow Control register, var-

ious Receiver/Transmitter/Transceiver modes may be selected.

RUN - Controls the internal clocks, allowing the CS8427 to be placed in a “powered down”, low current consumption,

state.

Default = ‘0’

0 - Internal clocks are stopped. Internal state machines are reset. The fully static

control port is operational, allowing registers to be read or changed. Reading and

writing the U and C data buffers is not possible. Power consumption is low.

1 - Normal part operation. This bit must be written to the 1 state to allow the CS8427

to begin operation. All input clocks should be stable in frequency and phase when

RUN is set to 1.

CLK1:0 - Output side master clock input (OMCK) frequency to output sample rate (Fso) ratio selector. If these bits

are changed during normal operation, then always stop the CS8427 first (RUN = 0), write the new value, then start

the CS8427 (RUN = 1).

Default = ‘00’

00 - OMCK frequency is 256 * Fso

01 - OMCK frequency is 384 * Fso

10 - OMCK frequency is 512 * Fso

11 - Reserved

OUTC - Output Time Base

Default = ‘0’

0 - OMCK input pin, modified by the selected divide ratio bits CLK1:0.

1 - Recovered Input Clock

INC - Input Time Base Clock Source

Default = ‘0’

0 - Recovered Input Clock

1 - OMCK input pin, modified by the selected divide ratio bits CLK1:0.

RXD1:0 - Recovered Input Clock Source

Default = ‘00’

00 - 256 * Fsi, where Fsi is derived from the ILRCK pin (only possible when the

serial audio input port is in slave mode)

01 - 256 * Fsi, where Fsi is derived from the AES3 input frame rate

10 - Bypass the PLL and apply an external 256 * Fsi clock through the RMCK pin. The AES3

receiver is held in synchronous reset. This setting is useful to prevent UNLOCK

interrupts when using an external RMCK and inputting data through the serial audio input port.

11 - Reserved.

RUN

CLK1

CLK0

OUTC

INC

RXD1

RXD0

CS8427-CSZ 数据表(PDF) 30 Page - Cirrus Logic

CS8427-CSZ 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

CS8427-CSZ 数据表(PDF) 30 Page - Cirrus Logic

CS8427-CSZ 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载