CS8427-CSZ datasheet(32/60 Pages) CIRRUS

32 / 60 page

CS8427

DS477F5

SORES1:0 - Resolution of the output data on SDOUT and on the AES3 output

Default = ‘00’

00 - 24-bit resolution

01 - 20-bit resolution

10 - 16-bit resolution

11 - Direct copy of the received NRZ data from the AES3 receiver (including C, U, and

V bits, the time slot normally occupied by the P bit is used to indicate the location

of the block start, SDOUT pin only, serial audio output port clock must be derived

from the AES3 receiver recovered clock)

SOJUST - Justification of SDOUT data relative to OLRCK

Default = ‘0’

0 - Left-justified

1 - Right-justified (master mode only)

SODEL - Delay of SDOUT data relative to OLRCK, for left-justified data formats

Default = ‘0’

0 - MSB of SDOUT data occurs in the first OSCLK period after the OLRCK edge

1 - MSB of SDOUT data occurs in the second OSCLK period after the OLRCK edge

SOSPOL - OSCLK clock polarity

Default = ‘0’

0 - SDOUT transitions occur on falling edges of OSCLK

1 - SDOUT transitions occur on rising edges of OSCLK

SOLRPOL - OLRCK clock polarity

Default = ‘0’

0 - SDOUT data is for the left channel when OLRCK is high

1 - SDOUT data is for the right channel when OLRCK is high

11.7 Interrupt 1 Status (07h) (Read Only)

For all bits in this register, a “1” means the associated interrupt condition has occurred at least once since the register

was last read. A ”0” means the associated interrupt condition has NOT occurred since the last reading of the register.

Reading the register resets all bits to 0, unless the interrupt mode is set to level and the interrupt source is still true.

Status bits that are masked off in the associated mask register will always be “0” in this register. This register defaults

to 00h.

TSLIP - AES3 transmitter source data slip interrupt.

In data flows where OMCK, which clocks the AES3 transmitter, is asynchronous to the data source, this

bit will go high every time a data sample is dropped or repeated. When TCBL is an input, this bit will go

high on receipt of a new TCBL signal.

OSLIP - Serial audio output port data slip interrupt.

When the serial audio output port is in slave mode, and OLRCK is asynchronous to the port data source,

this bit will go high every time a data sample is dropped or repeated.

DETC - D to E C-buffer transfer interrupt.

Indicates the completion of a D to E C-buffer transfer. See “Channel Status and User Data Buffer Man-

agement” on page 51 for more information.

EFTC - E to F C-buffer transfer interrupt.

Indicates the completion of a E to F C-buffer transfer. See “Channel Status and User Data Buffer Man-

agement” on page 51 for more information.

RERR - A receiver error has occurred.

The Receiver Error register may be read to determine the nature of the error which caused the interrupt.

TSLIP

OSLIP

DETC

EFTC

RERR

CS8427-CSZ 数据表(PDF) 32 Page - Cirrus Logic

CS8427-CSZ 数据表(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

CS8427-CSZ 数据表(PDF) 32 Page - Cirrus Logic

CS8427-CSZ 数据表(HTML) 32 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载