数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8427-CSZ 数据表(PDF) 27 Page - Cirrus Logic

部件名 CS8427-CSZ
功能描述  96 kHz Digital Audio Interface Transceiver
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8427-CSZ 数据表(HTML) 27 Page - Cirrus Logic

Back Button CS8427-CSZ Datasheet HTML 23Page - Cirrus Logic CS8427-CSZ Datasheet HTML 24Page - Cirrus Logic CS8427-CSZ Datasheet HTML 25Page - Cirrus Logic CS8427-CSZ Datasheet HTML 26Page - Cirrus Logic CS8427-CSZ Datasheet HTML 27Page - Cirrus Logic CS8427-CSZ Datasheet HTML 28Page - Cirrus Logic CS8427-CSZ Datasheet HTML 29Page - Cirrus Logic CS8427-CSZ Datasheet HTML 30Page - Cirrus Logic CS8427-CSZ Datasheet HTML 31Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 60 page
background image
CS8427
DS477F5
27
10. CONTROL PORT REGISTER SUMMARY
10.1 Memory Address Pointer (MAP)
INCR - Auto Increment Address Control Bit
Default = ‘0’
0 - Disable
1 - Enable
MAP6:MAP0 - Register address
Note: Reserved registers must not be written to during normal operation. Some reserved registers are used for test
modes, which can completely alter the normal operation of the CS8427.
Addr
(HEX)
Function
7
6
5
4
3
2
1
0
00
Reserved
00
0
0
0
0
0
0
01
Control 1
SWCLK
VSET
MUTESAO
MUTEAES
0
INT1
INT0
TCBLD
02
Control 2
0
HOLD1
HOLD0
RMCKF
MMR
MMT
MMTCS
MMTLR
03
Data Flow Control
0
TXOFF
AESBP
TXD1
TXD0
SPD1
SPD0
0
04
Clock Source Control
0
RUN
CLK1
CLK0
OUTC
INC
RXD1
RXD0
05
Serial Input Format
SIMS
SISF
SIRES1
SIRES0
SIJUST
SIDEL
SISPOL
SILRPOL
06
Serial Output Format
SOMS
SOSF
SORES1
SORES0
SOJUST
SODEL
SOSPOL
SOLRPOL
07
Interrupt 1 Status
TSLIP
OSLIP
0
0
0
DETC
EFTC
RERR
08
Interrupt 2 Status
00
0
0
EFTU
QCH
0
09
Interrupt 1 Mask
TSLIPM
OSLIPM
0
0
0
DETCM
EFTCM
RERRM
0A
Interrupt 1 Mode (MSB)
TSLIP1
OSLIP1
0
0
0
DETC1
EFTC1
RERR1
0B
Interrupt 1 Mode (LSB)
TSLIP0
OSLIP0
0
0
0
DETC0
EFTC0
RERR0
0C
Interrupt 2 Mask
0
0
0
0
DETUM
EFTUM
QCHM
0
0D
Interrupt 2 Mode (MSB)
0
0
0
0
DETU1
EFTU1
QCH1
0
0E
Interrupt 2 Mode (LSB)
0
0
0
0
DETU0
EFTU0
QCH0
0
0F
Receiver CS Data
AUX3
AUX2
AUX1
AUX0
PRO
AUDIO
COPY
ORIG
10
Receiver Errors
0
QCRC
CCRC
UNLOCK
V
CONF
BIP
PAR
11
Receiver Error Mask
0
QCRCM
CCRCM
UNLOCKM
VM
CONFM
BIPM
PARM
12
CS Data Buffer Control
0
0
BSEL
CBMR
DETCI
EFTCI
CAM
CHS
13
U Data Buffer Control
0
0
0
UD
UBM1
UBM0
DETUI
EFTUI
14-1D Q sub-code Data
1E
OMCK/RMCK Ratio
ORR7
ORR6
ORR5
ORR4
ORR3
ORR2
ORR1
ORR0
1F
Reserved
20-37 C or U Data Buffer
7F
ID and Version
ID3
ID2
ID1
ID0
VER3
VER2
VER1
VER0
Table 1. Control Register Map Summary
7
6
5
4
32
10
INCR
MAP6
MAP5
MAP4
MAP3
MAP2
MAP1
MAP0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com