PCF2113DUSLASH2SLASHF4 datasheet(38/65 Pages) NXP

38 / 65 page

PCF2113_FAM_4

Product data sheet

Rev. 04 — 4 March 2008

38 of 65

NXP Semiconductors

PCF2113x

LCD controllers/drivers

Also a master receiver must generate an acknowledge after the reception of each byte

that has been clocked out of the slave transmitter.

The device that acknowledges must pull-down the SDA line during the acknowledge clock

pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge

related clock pulse (set-up and hold times must be taken into consideration).

A master receiver must signal an end of data to the transmitter by not generating an

acknowledge bit on the last byte that has been clocked out of the slave. In this event the

transmitter must leave the data line HIGH to enable the master to generate a STOP

condition.

11.2.1 I2C-bus protocol

Before any data is transmitted on the I2C-bus, the device which should respond is

addressed ﬁrst. The addressing is always carried out with the ﬁrst byte transmitted after

the START procedure. The I2C-bus conﬁguration for the different PCF2113x read and

write cycles is shown in Figure 25, Figure 26 and Figure 27. The slow-down feature of the

I2C-bus protocol (receiver holds SCL LOW during internal operations) is not used in the

PCF2113x.

Fig 25. Master transmits to slave receiver; write mode

mgg002

011101

slave address

CONTROL BYTE A

DATA BYTE

CONTROL BYTE A

R/W

update

data pointer

1 byte

≥ 0 bytes

DATA BYTE

acknowledgement

from PCF2113x

011101

PCF2113x

slave address

R/W

PCF2113DU/2/F4 数据表(PDF) 38 Page - NXP Semiconductors

PCF2113DU/2/F4 数据表(HTML) 38 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载