数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M48T201Y 数据表(PDF) 11 Page - STMicroelectronics

部件名 M48T201Y
功能描述  5.0 or 3.3 V TIMEKEEPER® supervisor
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M48T201Y 数据表(HTML) 11 Page - STMicroelectronics

Back Button M48T201Y Datasheet HTML 7Page - STMicroelectronics M48T201Y Datasheet HTML 8Page - STMicroelectronics M48T201Y Datasheet HTML 9Page - STMicroelectronics M48T201Y Datasheet HTML 10Page - STMicroelectronics M48T201Y Datasheet HTML 11Page - STMicroelectronics M48T201Y Datasheet HTML 12Page - STMicroelectronics M48T201Y Datasheet HTML 13Page - STMicroelectronics M48T201Y Datasheet HTML 14Page - STMicroelectronics M48T201Y Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 37 page
background image
M48T201Y, M48T201V
Operation
11/37
Table 2.
Operating modes
Note:
X = VIH or VIL; VSO = battery backup switchover voltage
2.2
Read mode
The M48T201Y/V executes a READ cycle whenever W (WRITE enable) is high and E (chip
enable) is low. The unique address specified by the address inputs (A0-A18) defines which
one of the on-chip TIMEKEEPER® registers or external SRAM locations is to be accessed.
When the address presented to the M48T201Y/V is in the range of 7FFFFh-7FFF0h, one of
the on-board TIMEKEEPER registers is accessed and valid data will be available to the
eight data output drivers within tAVQV after the address input signal is stable, providing that
the E and G access times are also satisfied. If they are not, then data access must be
measured from the latter occurring signal (E or G) and the limiting parameter is either tELQV
for E or tGLQV for G rather than the address access time. When one of the on-chip
TIMEKEEPER registers is selected for READ, the GCON signal will remain inactive
throughout the READ cycle.
When the address value presented to the M48T201Y/V is outside the range of
TIMEKEEPER registers, an external SRAM location will be selected. In this case the G
signal will be passed to the GCON pin, with the specified delay times of tAOEL or tOERL.
Figure 4.
GCON timing when switching between RTC and external SRAM
Mode
VCC
EG
W
DQ7-
DQ0
Power
Deselect
4.5 V to 5.5 V
or
3.0 V to 3.6 V
VIH
X
X
High-Z
Standby
WRITE
VIL
XVIL
DIN
Active
READ
VIL
VIL
VIH
DOUT
Active
READ
VIL
VIH
VIH
High-Z
Active
Deselect
VSO to VPFD (min)
(1)
1.
See Table 14 on page 30 for details.
X
X
X
High-Z
CMOS standby
Deselect
≤ VSO(1)
X
X
X
High-Z
Battery backup
AI02333
G
E
GCON
tAOEL
ADDRESS
00000h - 7FFEFh
7FFF0h - 7FFFFh
00000h - 7FFEFh
7FFF0h - 7FFFFh
tAOEH
tOERL
tRO
External SRAM
RTC
External SRAM
RTC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com