数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M48T201Y 数据表(PDF) 20 Page - STMicroelectronics

部件名 M48T201Y
功能描述  5.0 or 3.3 V TIMEKEEPER® supervisor
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M48T201Y 数据表(HTML) 20 Page - STMicroelectronics

Back Button M48T201Y Datasheet HTML 16Page - STMicroelectronics M48T201Y Datasheet HTML 17Page - STMicroelectronics M48T201Y Datasheet HTML 18Page - STMicroelectronics M48T201Y Datasheet HTML 19Page - STMicroelectronics M48T201Y Datasheet HTML 20Page - STMicroelectronics M48T201Y Datasheet HTML 21Page - STMicroelectronics M48T201Y Datasheet HTML 22Page - STMicroelectronics M48T201Y Datasheet HTML 23Page - STMicroelectronics M48T201Y Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 37 page
background image
Clock operation
M48T201Y, M48T201V
20/37
Figure 8.
Backup mode alarm waveforms
3.6
Watchdog timer
The watchdog timer can be used to detect an out-of-control microprocessor. The user
programs the watchdog timer by setting the desired amount of timeout into the Watchdog
Register, address 7FFF7h. Bits BMB4-BMB0 store a binary multiplier and the two lower
order bits RB1-RB0 select the resolution, where 00 = 1/16 second, 01 = 1/4 second, 10 = 1
second, and 11 = 4 seconds. The amount of timeout is then determined to be the
multiplication of the five-bit multiplier value with the resolution. (For example: writing
00001110 in the watchdog register = 3*1 or 3 seconds).
Note:
Accuracy of timer is within ± the selected resolution.
If the processor does not reset the timer within the specified period, the M48T201Y/V sets
the WDF (watchdog flag) and generates a watchdog interrupt or a microprocessor reset.
WDF is reset by reading the flag register (address 7FFF0h).
The most significant bit of the watchdog register is the watchdog steering bit (WDS). When
set to a '0', the watchdog will activate the IRQ/FT pin when timed-out. When WDS is set to a
'1,' the watchdog will output a negative pulse on the RST pin for tREC. The watchdog register
and the AFE, SQWE, ABE, and FT bits will reset to a '0' at the end of a watchdog timeout
when the WDS bit is set to a '1.'
The watchdog timer can be reset by two methods:
1.
a transition (high-to-low or low-to-high) can be applied to the watchdog input pin (WDI)
or
2.
the microprocessor can perform a WRITE of the watchdog register.
The timeout period then starts over. The WDI pin should be tied to VSS if not used. The
watchdog will be reset on each transition (edge) seen by the WDI pin.
AI03520
VCC
IRQ/FT
HIGH-Z
VPFD (max)
VPFD (min)
AFE bit/ABE bit
AF bit in Flags Register
HIGH-Z
VSO
tREC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com