数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M48T201Y 数据表(PDF) 13 Page - STMicroelectronics

部件名 M48T201Y
功能描述  5.0 or 3.3 V TIMEKEEPER® supervisor
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M48T201Y 数据表(HTML) 13 Page - STMicroelectronics

Back Button M48T201Y Datasheet HTML 9Page - STMicroelectronics M48T201Y Datasheet HTML 10Page - STMicroelectronics M48T201Y Datasheet HTML 11Page - STMicroelectronics M48T201Y Datasheet HTML 12Page - STMicroelectronics M48T201Y Datasheet HTML 13Page - STMicroelectronics M48T201Y Datasheet HTML 14Page - STMicroelectronics M48T201Y Datasheet HTML 15Page - STMicroelectronics M48T201Y Datasheet HTML 16Page - STMicroelectronics M48T201Y Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 37 page
background image
M48T201Y, M48T201V
Operation
13/37
Table 3.
Read mode AC characteristics
2.3
Write mode
The M48T201Y/V is in the WRITE mode whenever W (WRITE enable) and E (chip enable)
are low state after the address inputs are stable. The start of a WRITE is referenced from
the latter occurring falling edge of W or E. A WRITE is terminated by the earlier rising edge
of W or E. The addresses must be held valid throughout the cycle. E or W must return high
for a minimum of tEHAX from chip enable or tWHAX from WRITE enable prior to the initiation
of another READ or WRITE cycle. Data-in must be valid tDVWH prior to the end of WRITE
and remain valid for tWHDX afterward. G should be kept high during WRITE cycles to avoid
bus contention; although, if the output bus has been activated by a low on E and G a low on
W will disable the outputs tWLQZ after W falls.
When the address value presented to the M48T201Y/V during the WRITE is in the range of
7FFFFh-7FFF0h, one of the on-board TIMEKEEPER® registers will be selected and data
will be written into the device. When the address value presented to M48T201Y/V is outside
the range of TIMEKEEPER registers, an external SRAM location is selected.
Symbol
Parameter(1)
1.
Valid for ambient operating temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5 V or 3.0 to 3.6 V (except where
noted).
M48T201Y
M48T201V
Unit
–70
–85
Min
Max
Min
Max
tAVAV
READ cycle time
70
85
ns
tAVQV
Address valid to output valid
70
85
ns
tELQV
Chip enable low to output valid
70
85
ns
tGLQV
Output enable low to output valid
25
35
ns
tELQX
(2)
2.
CL = 5 pF.
Chip enable low to output transition
5
5
ns
tGLQX
(2)
Output enable low to output transition
0
0
ns
tEHQZ
(2)
Chip enable high to output Hi-Z
20
25
ns
tGHQZ
(2)
Output enable high to output Hi-Z
20
25
ns
tAXQX
Address transition to output transition
5
5
ns
tAOEL
External SRAM address to GCON low
20
30
ns
tAOEH
Supervisor SRAM address to GCON high
20
30
ns
tEPD
E to ECON low or high
10
15
ns
tOERL
G low to GCON low
15
20
ns
tRO
G high to GCON high
10
15
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com