IMX28CEC datasheet(32/70 Pages) FREESCALE

32 / 70 page

i.MX28 Applications Processors Data Sheet for Consumer Products, Rev. 1

Freescale Semiconductor

3.5.3.2

DDR Output AC Timing

Figure 6 and Table 36 show the DDR output AC timing defined for all DDR types: LPDDR1, standard

DDR2 (1.8 V), and LVDDR2 (1.5 V)

Figure 6. DDR Output AC Timing

DDR3

CK low level width

tCL

0.5 tCK

–0.5

0.5 tCK

+ 0.5

DDR4

Address and control output setup time

tIS

0.5 tCK – 1

0.5 tCK

+ 0.5

DDR5

Address and control output hold time

tIH

0.5 tCK – 1

0.5 tCK

+ 0.5

Table 36. DDR Output AC Timing

Description

Symbol

Min

Max

Unit

DDR10

Positive DQS latching edge to associated CK edge

tDQSS

–0.5

0.5

DDR11

DQS falling edge from CK rising edge—hold time

tDSH

0.5 tCK

–0.5

0.5 tCK

+ 0.5

DDR12

DQS falling edge to CK rising edge—setup time

tDSS

0.5 tCK

–0.5

0.5 tCK

+ 0.5

Table 35. EMI Command/Address AC Timing (continued)

Description

Symbol

Min.

Max.

Unit

EMI_CLK

EMI_CLKN

EMI_DQS

DDR13

DDR14

DDR10

EMI_DQ & EMI_DQM

DDR11

DDR12

DDR15

DDR16

EMI_DQSN

IMX28CEC 数据表(PDF) 32 Page - Freescale Semiconductor, Inc

IMX28CEC 数据表(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载

链接网址

IMX28CEC 数据表(PDF) 32 Page - Freescale Semiconductor, Inc

IMX28CEC 数据表(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表 下载

链接网址

数据表下载