IMX28CEC datasheet(38/70 Pages) FREESCALE

38 / 70 page

i.MX28 Applications Processors Data Sheet for Consumer Products, Rev. 1

Freescale Semiconductor

Figure 13 shows RMII mode timings. Table 43 describes the timing parameters (M16–M21) shown in the

figure.

Figure 13. RMII Mode Signal Timing Diagram

3.5.5

Coresight ETM9 AC Interface Timing

The following timing specifications are given as a guide for a TPA that supports TRACECLK frequencies

up to 80 MHz.

3.5.5.1

TRACECLK Timing

This section describes TRACECLK timings.

Table 43. RMII Signal Timing

Characteristic

Min.

Max.

Unit

M16

ENET_CLK pulse width high

35%

65%

ENET_CLK period

M17

ENET_CLK pulse width low

35%

65%

ENET_CLK period

M18

ENET_CLK to ENET0_TXD[1:0], ENET0_TX_EN invalid

—

M19

ENET_CLK to ENET0_TXD[1:0], ENET0_TX_EN valid

—

M20

ENET0_RXD[1:0], CRS_DV(ENET0_RX_DV), ENET0_RX_ER to

ENET_CLK setup

2—

M21

ENET_CLK to ENET0_RXD[1:0], ENET0_RX_DV, ENET0_RX_ER hold

—

ENET_CLK (input)

ENET0_TX_EN

M16

M17

M18

M19

M20

M21

ENET0_RXD[1:0]

ENET0_TXD[1:0] (output)

ENET0_RX_ER

CRS_DV (input)

IMX28CEC 数据表(PDF) 38 Page - Freescale Semiconductor, Inc

IMX28CEC 数据表(HTML) 38 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载