数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3421 数据表(PDF) 38 Page - ams AG

部件名 AS3421
功能描述  Low Power Ambient Noise-Cancel l ing Speaker Dr iver
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS3421 数据表(HTML) 38 Page - ams AG

Back Button AS3421 Datasheet HTML 34Page - ams AG AS3421 Datasheet HTML 35Page - ams AG AS3421 Datasheet HTML 36Page - ams AG AS3421 Datasheet HTML 37Page - ams AG AS3421 Datasheet HTML 38Page - ams AG AS3421 Datasheet HTML 39Page - ams AG AS3421 Datasheet HTML 40Page - ams AG AS3421 Datasheet HTML 41Page - ams AG AS3421 Datasheet HTML 42Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 61 page
background image
www.austriamicrosystems.com
Revision 0.90
38 - 61
AS3421 AS3422
Datasheet - R e g i s t e r D e s c r i p t i o n
Table 29. MICS_CNTR Register
Name
Base
Default
MICS_CNTR
2-wire serial
00h (OTP)
Offset: 16h
Microphone Supply Regsiter
Configures the low battery threshold value
Bit
Bit Name
Default
Access
Bit Description
3
LowBat
0
R/W
0: default LowBat value
1: 100mV increase of LowBat threshold
0
DEL_ ANC_MUX
0
R/W
0: default startup timing of AS3421/22
1: HP_MUX_OTP is set to OTP value 0.8s after device startup
Table 30. PWRUP_CNTR Register
Name
Base
Default
PWRUP_CNTR
2-wire serial
00h (OTP)
Offset: 17h
PowerUp Control Register
Configures chip start-up speed. This is a special register, writing needs to be enabled by writing 10b to
Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fuse contents.
Bit
Bit Name
Default
Access
Bit Description
7
SEQ_LOCK
0
R/W
0: additional bits can be fused inside register 16h & 17h
1: OTP fusing for register 16h & 17h gets locked, no more changes can be
done.
6:2
FAST_START
<4:0>
0 0000
R/W
0h: ~900ms start-up time
0Eh: ~600ms start-up time
1
LIN_AGC_OFF
0
R/W
0: Line Input AGC enabled
1: Line Input AGC switched off
0
MIC_AGC_OFF
0
R/W
0:Microphone Input AGC enabled
1: Microphone Input AGC switched off
Table 31. ANC_L Register
Name
Base
Default
ANC_L
2-wire serial
80h (OTP)
Offset: 30h
Left OTP Microphone Input Register
Configures the gain for the left microphone input. This is a special register, writing needs to be enabled by
writing 10b to Reg 3Fh first. This register is reset at POR and gets loaded with the OTP fuse contents.
Bit
Bit Name
Default
Access
Bit Description
7
TEST_BIT_1
1
R
for testing purpose only
6:0
MICL_VOL_OTP
<6:0>
000 0000
R/W
Volume settings for left microphone input, adjustable in 127 steps of 0.375dB
00 0000: MUTE
00 0001: -11.25dB gain
00 0010: -10.875 dB gain
..
11 1110: 35.625dB gain
11 1111: 36 dB gain



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com