数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS5292IPFPR 数据表(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
部件名 ADS5292IPFPR
功能描述  Octal Channel 12-Bit, 80 MSPS and Low-Power ADC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADS5292IPFPR 数据表(HTML) 11 Page - Texas Instruments

Back Button ADS5292IPFPR Datasheet HTML 7Page - Texas Instruments ADS5292IPFPR Datasheet HTML 8Page - Texas Instruments ADS5292IPFPR Datasheet HTML 9Page - Texas Instruments ADS5292IPFPR Datasheet HTML 10Page - Texas Instruments ADS5292IPFPR Datasheet HTML 11Page - Texas Instruments ADS5292IPFPR Datasheet HTML 12Page - Texas Instruments ADS5292IPFPR Datasheet HTML 13Page - Texas Instruments ADS5292IPFPR Datasheet HTML 14Page - Texas Instruments ADS5292IPFPR Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 67 page
background image
ADS5292
www.ti.com
SLAS788B – NOVEMBER 2011 – REVISED JULY 2012
Table 1. LVDS Timing at Different Sampling Frequencies - 2 Wire Interface, 5x Serialization(1)
LVDS Output Rate (MSPS)
Setup Time (tsu), ns
Hold Time (tH), ns
tPROG = (11/12) × T + tdelay, ns
(2)
Zero-Crossing of LCLKP to
Data Valid to Zero-
tPROG = delay from Input clock zero-cross
Data Becoming Invalid
Crossing of LCLKP
rising edge to frame clock zero cross rising
Fs( 1/T)
(both edges)
edge
(both edges)
MIN
TYP
MAX
MIN
TYP
MAX
MIN
TYP
MAX
80
0.25
0.63
0.65
1
8.6
65
0.42
0.8
1
1.3
8.6
50
0.85
1.1
1.4
1.7
8.6
40
1.2
1.5
1.8
2.1
8.6
30
2.1
2.4
2.3
2.6
8.6
20
3.5
3.8
3.7
4
8.6
10
7.7
8
7.8
8.4
8.6
(1)
Bit clock and Frame clock jitter has been included in the Setup and hold timing.
(2)
Values below correspond to tdelay, NOT tPROG
Table 2. LVDS Timing at Different Sampling Frequencies - 1 Wire Interface, 12x Serialization(1)
LVDS Output Rate (MSPS)
Setup Time (tsu), ns
Hold Time (tH), ns
tPROG = (9/12) × T + tdelay, ns
(2)
Zero-Crossing of LCLKP to
Data Valid to Zero-
tPROG = delay from Input clock zero-cross
Data Becoming Invalid
Crossing of LCLKP
rising edge to frame clock zero cross rising
Fs (1/T)
(both edges)
edge)
(both edges)
MIN
TYP
MAX
MIN
TYP
MAX
MIN
TYP
MAX
65
0.22
0.35
0.21
0.38
9
50
0.38
0.6
0.45
0.6
9
40
0.4
0.7
0.7
1
9
25
1
1.3
1.4
1.7
9
10
3.6
3.9
3.7
4
9
(1)
Bit clock and Frame clock jitter has been included in the Setup and hold timing.
(2)
Values below correspond to tdelay, NOT tPROG
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s) :ADS5292



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com