DAC5687MPZPEP datasheet(7/75 Pages) TI1

7 / 75 page

www.ti.com

ELECTRICAL CHARACTERISTICS

DAC5687-EP

SGLS333 – JUNE 2006

over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V,

IOVDD = 3.3 V, DVDD = 1.8 V, IOUT

FS = 19.2 mA (unless otherwise noted)

DC SPECIFICATIONS

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

RESOLUTION

Bits

DC ACCURACY(1)

INL

Integral nonlinearity

1 LSB = IOUTFS/216, TMIN to TMAX

±4

LSB

DNL

Differential nonlinearity

±5

LSB

ANALOG OUTPUT

Coarse gain linearity

±0.04

LSB

Worst case error from ideal linearity

Fine gain linearity

±3

LSB

Offset error

Mid code offset

0.01

%FSR

Without internal reference

%FSR

Gain error

With internal reference

0.7

%FSR

With internal reference, dual DAC,

Gain mismatch

–2

%FSR

and SSB mode

Minimum full-scale output current(2)

Maximum full-scale output current(2)

AVDD

Output compliance range(3)

IOUTFS = 20 mA

– 0.5 V

+ 0.5 V

Output resistance

300

Ω

Output capacitance

REFERENCE OUTPUT

Reference voltage

1.14

1.2

1.26

Reference output current(4)

100

REFERENCE INPUT

VEXTIO

Input voltage range

0.1

1.25

Input resistance

Ω

Small signal bandwidth

1.4

MHz

Input capacitance

100

TEMPERATURE COEFFICIENTS

ppm of

Offset drift

±1

FSR/°C

Without internal reference

±15

ppm of

Gain drift

FSR/°C

With internal reference

±30

ppm of

Reference voltage drift

±8

FSR/°C

POWER SUPPLY

AVDD

Analog supply voltage

3.3

3.6

DVDD

Digital supply voltage

1.71

1.8

2.15

CLKVDD

Clock supply voltage

3.3

3.6

IOVDD

I/O supply voltage

1.71

3.6

PLLVDD

PLL supply voltage

3.3

3.6

(1)

Measured differential across IOUTA1 and IOUTA2 or IOUTB1 and IOUTB2 with 25

Ω each to AVDD.

(2)

Nominal full-scale current, IOUTFS , equals 32× the IBIAS current.

(3)

The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown,

resulting in reduced reliability of the DAC5687 device. The upper limit of the output compliance is determined by the load resistors and

full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

(4)

Use an external buffer amplifier with high impedance input to drive any external load.

Submit Documentation Feedback

DAC5687MPZPEP 数据表(PDF) 7 Page - Texas Instruments

DAC5687MPZPEP 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表下载

链接网址

DAC5687MPZPEP 数据表(PDF) 7 Page - Texas Instruments

DAC5687MPZPEP 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表 下载

链接网址

数据表下载