TNETX3110 datasheet(24/65 Pages) TI1

24 / 65 page

TNETX3110

ThunderSWITCH

™ 8/3 ETHERNET™ SWITCH

WITH 8 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS

SPWS047A – MARCH 1998 – REVISED APRIL 1999

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

receive versus transmit priority

The queue manager prioritizes receive and transmit traffic as follows:

D Highest priority is given to frames that currently are being transmitted. This ensures that transmitting frames

do not underrun.

D Next priority is given to frames that are received if the free-buffer stack is not empty. This ensures that

received frames are not dropped unless it is impossible to receive them.

D Lowest priority is given to frames that are queued for transmission but have not yet started to transmit.

These frames are promoted to the highest priority only when there is spare capacity on the memory bus.

D The NM port receives the lowest priority to prevent frame loss during busy periods.

The memory bus has enough bandwidth to support the two highest priorities. The untransmitted frame queues

grow when frames received on different ports require transmission on the same port(s) and when frames are

repeatedly received on ports that are at a higher speed than the ports on which they are transmitted. This is likely

to be exacerbated by the reception of multicast frames, which typically require transmission on several ports.

When the backlog grows to such an extent that the free buffer stack is nearly empty, flow control is initiated (if

it has been enabled) to limit further frame reception.

uplink pretagging

TNETX3110 can be incorporated into a switch where routing decisions can be made at a higher level. To

facilitate this, two forms of tags are provided on ports 08–10:

D Source-port pretag on transmission

D Port-routing-code pretag on reception

source-port pretag on transmission

Ports 08–10 provide the frame’s source-port-number pretag one cycle before MxxTXEN goes high (this tag is

ignored by an externally connected PHY). The 5-bit tag appears as an encoding on terminals MxxTXER and

MxxTXD3 to MxxTXD0 (most significant bit to least significant bit). This is shown in Figure 3 and Table 5.

MxxTCLK

MxxTXER

Transmit Error

Tag Most

MxxTXD3–MxxTXD0

Preamble and Frame

Tag Least

MxxTXEN

Significant Bit

Significant 4 Bits

Figure 3. Source-Port Pretag

TNETX3110 数据表(PDF) 24 Page - Texas Instruments

TNETX3110 数据表(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载