数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3110 数据表(PDF) 9 Page - Texas Instruments

部件名 TNETX3110
功能描述  ThunderSWITCHE 8/3 ETHERNETE SWITCH WITH EIGHT 10-MBIT/S PORTS AND THREE 10-/100-MBIT/S PORTS
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3110 数据表(HTML) 9 Page - Texas Instruments

Back Button TNETX3110 Datasheet HTML 5Page - Texas Instruments TNETX3110 Datasheet HTML 6Page - Texas Instruments TNETX3110 Datasheet HTML 7Page - Texas Instruments TNETX3110 Datasheet HTML 8Page - Texas Instruments TNETX3110 Datasheet HTML 9Page - Texas Instruments TNETX3110 Datasheet HTML 10Page - Texas Instruments TNETX3110 Datasheet HTML 11Page - Texas Instruments TNETX3110 Datasheet HTML 12Page - Texas Instruments TNETX3110 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 65 page
background image
TNETX3110
ThunderSWITCH
™ 8/3 ETHERNET™ SWITCH
WITH 8 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS
SPWS047A – MARCH 1998 – REVISED APRIL 1999
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
SDRAM interface
TERMINAL
I/O
INTERNAL
DESCRIPTION
NAME
NO.
I/O
RESISTOR
DESCRIPTION
DA13
DA12
DA11
DA10
DA09
DA08
DA07
DA06
DA05
DA04
DA03
DA02
DA01
DA00
212
210
209
207
206
205
204
203
202
200
199
198
196
195
O
None
SDRAM address bus (time-multiplexed bank, row, and column address). The address bus
DA13–DA00 also provides the SDRAM mode register initialization value. DA13 is the most significant
bit and DA00 is the least significant bit.
DCAS
189
O
None
SDRAM column address strobe. DCAS, in conjunction with DRAS and DW, determines the SDRAM
commands.
DCLK
193
O
None
SDRAM clock (83.33-MHz clock to the SDRAMs). SDRAM commands, addresses, and data are
sampled by the SDRAM on the rising edge of this clock.
DD31
DD30
DD29
DD28
DD27
DD26
DD25
DD24
DD23
DD22
DD21
DD20
DD19
DD18
DD17
DD16
DD15
DD14
DD13
DD12
DD11
DD10
DD09
DD08
DD07
DD06
DD05
DD04
DD03
DD02
DD01
DD00
187
186
185
183
182
181
180
179
177
176
174
173
172
171
170
168
167
166
164
162
161
159
158
157
156
155
153
152
150
149
147
146
I/O
Pullup
SDRAM data bus (bidirectional bus used to carry SDRAM data). DD31–DD00 also output status
information to indicate buffer operation type and port number. Internal pullup resistors are provided.
DD31 is the most significant bit and the DD00 is the least significant bit.
DRAS
190
O
None
SDRAM row address strobe. DRAS, with DCAS and DW, supplies the SDRAM commands.
DW
191
O
None
SDRAM write select. DW, with DRAS and DCAS, supplies the SDRAM commands.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com