STA382BW datasheet(58/172 Pages) STMICROELECTRONICS

58 / 172 page

STA382BW

58/172

Doc ID 022783 Rev 1

6.12

HPCFG register (addr 0x10)

6.13

Configuration register A (addr 0x11)

6.13.1

Master clock select

The STA382BW supports sampling rates of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz,

176.4 kHz, and 192 kHz. Therefore the internal clock is:

●

32.768 MHz for 32 kHz

●

45.1584 MHz for 44.1 kHz, 88.2 kHz, and 176.4 kHz

●

49.152 MHz for 48 kHz, 96 kHz, and 192 kHz

The external clock frequency provided to the XTI pin or BICKI pin (depending on the MCS

settings) must be a multiple of the input sampling frequency (fs).

The relationship between the input clock (either XTI or BICKI) and the input sampling rate is

determined by both the MCSx and the IR (input rate) register bits. The MCSx bits determine

the PLL factor generating the internal clock and the IR bit determines the oversampling ratio

used internally. In Table 28 MCS 111 and 110 indicate that BICKI has to be used as the

clock source, while XTI is used in all the other cases.

Reserved

MUTE

Table 26.

HPCFG register

Bit

R/W

RST

Name

Description

0R/W

MUTE

‘0’: HP/Line out is ON

‘1’: HP/LIne out is muted

FDRB

Reserved

IR1

IR0

MCS2

MCS1

MCS0

Table 27.

Master clock select

Bit

R/W

RST

Name

Description

0R/W

MCS0

Selects the ratio between the input I2S sampling

frequency and the input clock.

1R/W

MCS1

2R/W

MCS2

STA382BW 数据表(PDF) 58 Page - STMicroelectronics

STA382BW 数据表(HTML) 58 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载