数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STA382BW 数据表(PDF) 46 Page - STMicroelectronics

部件名 STA382BW
功能描述  Sound Terminal® 2.1-channel high-efficiency digital audio system
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA382BW 数据表(HTML) 46 Page - STMicroelectronics

Back Button STA382BW Datasheet HTML 42Page - STMicroelectronics STA382BW Datasheet HTML 43Page - STMicroelectronics STA382BW Datasheet HTML 44Page - STMicroelectronics STA382BW Datasheet HTML 45Page - STMicroelectronics STA382BW Datasheet HTML 46Page - STMicroelectronics STA382BW Datasheet HTML 47Page - STMicroelectronics STA382BW Datasheet HTML 48Page - STMicroelectronics STA382BW Datasheet HTML 49Page - STMicroelectronics STA382BW Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 172 page
background image
Register description: New Map
STA382BW
46/172
Doc ID 022783 Rev 1
6.1
CLK register (addr 0x00)
Table 15.
CLK register
6.2
STATUS register (addr 0x01)
D7
D6
D5
D4
D3
D2
D1
D0
CLK_CFG[3:0]
Reserved
Reserved
Reserved
I2S
00
00
00
0
0
Bit
R/W
RST
Name
Description
7R/W
0
CLK_CFG[3:0]
0000: 44.1/48 kHz BITCLK = 64 Fs
0001: 32 kHz BITCLK = 64 Fs
0010: 96 kHz BITCLK = 64 Fs
0011: 48/44.1/32 kHz MCK = 256 Fs
others: clock configuration depends on IR/MCS bits
6R/W
0
5R/W
0
4R/W
0
0R/W
0
I2S
‘0’ = SAI configured in I2S mode
‘1’ = SAI configuration depends on CONFB register
status
D7
D6
D5
D4
D3
D2
D1
D0
FAULT
DRCCRC
EQCRC
BADPWM
Reserved
Reserved
I2SERR
PLLUL
NA
NA
NA
NA
NA
NA
NA
NA
Table 16.
STATUS register
Bit
R/W
RST
Name
Description
7R
FAULT(1)
1.
Fault status is set to 1 once the power bridge goes to tri-state mode.
‘0’ = the power bridge is in fault condition
‘1’ = the power bridge is in normal condition
6
R
DRCCRC
‘0’ = normal operation
‘1’ = CRC error on DRC BIQUADS
5
R
EQCRC
‘0’ = normal operation
‘1’ = CRC error on BIQUADS
4R
BADPWM
‘0’ = normal operation
‘1’ = PWM outputs are invalid
1
R
I2SERR
‘0’ = normal operation
‘1’ = SAI interface error detected (see Section 6.14:
Configuration register B (addr 0x12))
0
R
PLLUL
‘0’ = PLL is locked
‘1’ = PLL is not locked



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com