数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA382BW 数据表(PDF) 63 Page - STMicroelectronics

部件名 STA382BW
功能描述  Sound Terminal® 2.1-channel high-efficiency digital audio system
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA382BW 数据表(HTML) 63 Page - STMicroelectronics

Back Button STA382BW Datasheet HTML 59Page - STMicroelectronics STA382BW Datasheet HTML 60Page - STMicroelectronics STA382BW Datasheet HTML 61Page - STMicroelectronics STA382BW Datasheet HTML 62Page - STMicroelectronics STA382BW Datasheet HTML 63Page - STMicroelectronics STA382BW Datasheet HTML 64Page - STMicroelectronics STA382BW Datasheet HTML 65Page - STMicroelectronics STA382BW Datasheet HTML 66Page - STMicroelectronics STA382BW Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 172 page
background image
STA382BW
Register description: New Map
Doc ID 022783 Rev 1
63/172
To avoid any audio side effects (like pop noise), it is strongly recommended to soft mute any
audio streams flowing into the STA382BW data path before the desynchronization event
happens. At the same time any processing related to the I2C configuration should be issued
only after the serial audio interface and the internal PLL are synchronous again.
Note:
Any mute or volume change causes some delay in the completion of the I2C operation due
to the soft volume feature. The soft volume phase change must be finished before any clock
desynchronization.
6.14.3
Delay serial clock enable
6.14.4
Channel input mapping
Each channel received via I2S can be mapped to any internal processing channel via the
channel input mapping registers. This allows for flexibility in processing. The default settings
of these registers map each I2S input channel to its corresponding processing channel.
6.15
Configuration register C (addr 0x13)
6.15.1
FFX compensating pulse size register
Table 35.
Delay serial clock enable
Bit
R/W
RST
Name
Description
5R/W
0
DSCKE
0: No serial clock delay
1: Serial clock delay by 1 core clock cycle to tolerate
anomalies in some I2S master devices
Table 36.
Channel input mapping
Bit
R/W
RST
Name
Description
6R/W
0
C1IM
0: Processing channel 1 receives left I2S input
1: Processing channel 1 receives right I2S input
7R/W
1
C2IM
0: Processing channel 2 receives left I2S input
1: Processing channel 2 receives right I2S input
D7
D6
D5
D4
D3
D2
D1
D0
Reserved
Reserved
CSZ3
CSZ2
CSZ1
CSZ0
Reserved
Reserved
10
01
01
1
1
Table 37.
FFX compensating pulse size bits
Bit
R/W
RST
Name
Description
2R/W
1
CSZ0
When OM[1,0] = 11, this register determines the
size of the FFX compensating pulse from 0 clock
ticks to 15 clock periods.
3R/W
1
CSZ1
4R/W
1
CSZ2
5R/W
0
CSZ3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com