 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SPEAR1340 数据表(PDF) 173 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR1340 数据表(HTML) 173 Page - STMicroelectronics |
|
|
173 / 200 page  SPEAr1340 Timing characteristics Doc ID 023063 Rev 4 173/200 tCLKlow MCIF_ADDR1_CLE_CLK pulse low tCLK/2-1 – ns tD MCIF_ADDR1_CLE_CLK to MCIF_OUT output delay 20.1 25.9 ns ts Setup time for MCIF_IN data 14 ns th Hold time for MCIF_IN data 0 ns Table 86. MCIF - MMC High speed mode timing characteristics Symbol Description Min Max Unit tCLK MCIF_ADDR1_CLE_CLK clock period 20 – ns tCLKhigh MCIF_ADDR1_CLE_CLK pulse high tCLK/2-1 – ns tCLKlow MCIF_ADDR1_CLE_CLK pulse low tCLK/2-1 – ns tD MCIF_ADDR1_CLE_CLK to MCIF_OUT output delay 0.2 6.1 ns ts Setup time for MCIF_IN data 14 ns th Hold time for MCIF_IN data 1.3 ns Table 87. MCIF - MMC Full speed mode timing characteristics Symbol Description Min Max Unit tCLK MCIF_ADDR1_CLE_CLK clock period 40 – ns tCLKhigh MCIF_ADDR1_CLE_CLK pulse high tCLK/2-1 – ns tCLKlow MCIF_ADDR1_CLE_CLK pulse low tCLK/2-1 – ns tD MCIF_ADDR1_CLE_CLK to MCIF_OUT output delay 20.1 25.9 ns ts Setup time for MCIF_IN data 14 ns th Hold time for MCIF_IN data 0 ns Table 85. MCIF - SD/SDIO Full speed mode timing characteristics (continued) Symbol Description Min Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
