M24LR64E-R datasheet(16/140 Pages) STMICROELECTRONICS

16 / 140 page

Signal descriptions

M24LR64E-R

16/140

Doc ID 022712 Rev 3

2.6

VSS ground

VSS is the reference for the VCC supply voltage and Vout analog output voltage.

2.7

Supply voltage (VCC)

This pin can be connected to an external DC supply voltage.

Note:

An internal voltage regulator allows the external voltage applied on VCC to supply the

M24LR64E-R, while preventing the internal power supply (rectified RF waveforms) to output

a DC voltage on the VCC pin.

2.7.1

Operating supply voltage VCC

Prior to selecting the memory and issuing instructions to it, a valid and stable VCC voltage

within the specified [VCC(min), VCC(max)] range must be applied (see Table 119). To

maintain a stable DC supply voltage, it is recommended to decouple the VCC line with a

suitable capacitor (usually around 10 nF) close to the VCC/VSS package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction

and, for a Write instruction, until the completion of the internal I²C write cycle (tW).

2.7.2

Power-up conditions

When the power supply is turned on, VCC rises from VSS to VCC. The VCC rise time must not

vary faster than 1V/µs.

2.7.3

Device reset in I²C mode

In order to prevent inadvertent write operations during power-up, a power-on reset (POR)

circuit is included. At power-up (continuous rise of VCC), the device does not respond to any

I²C instruction until VCC has reached the power-on reset threshold voltage (this threshold is

lower than the minimum VCC operating voltage defined in Table 119). When VCC passes

over the POR threshold, the device is reset and enters the Standby power mode. However,

the device must not be accessed until VCC has reached a valid and stable VCC voltage

within the specified [VCC(min), VCC(max)] range.

In a similar way, during power-down (continuous decrease in VCC), as soon as VCC drops

below the power-on reset threshold voltage, the device stops responding to any instruction

sent to it.

2.7.4

Power-down conditions

During power-down (continuous decay of VCC), the device must be in Standby power mode

(mode reached after decoding a Stop condition, assuming that there is no internal write

cycle in progress).

M24LR64E-R 数据表(PDF) 16 Page - STMicroelectronics

M24LR64E-R 数据表(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载