AD9852ASQ datasheet(21/42 Pages) AD

21 / 42 page

AD9852

–21–

REV. 0

20-BIT

RAMP RATE

CLOCK

48-BIT DELTA-

FREQUENCY

WORD

FREQUENCY

ACCUMULATOR

PHASE

ACCUMULATOR

OUT

ADDER

SYSTEM

CLOCK

CLR ACC2

CLR ACC1

FREQUENCY

TUNING

WORD 1

HOLD

Figure 44. FM Chirp Components

Basic FM Chirp Programming Steps

1. Program a start frequency into Frequency Tuning Word 1

(parallel register addresses 4–9 hex) hereafter called FTW1.

2. Program the frequency step resolution into the 48-bit, twos

complement, Delta Frequency Word (parallel register addresses

10–15 hex).

3. Program the rate of change (time at each frequency) into the

20-bit Ramp Rate Clock (parallel register addresses 1A–C).

4. When programming is complete, an I/O update pulse at Pin

20 will engage the program commands.

The necessity for a twos complement Delta Frequency Word is

to deﬁne the direction in which the FM chirp will move. If the

48-bit delta frequency word is negative (MSB is high), the

incremental frequency changes will be in a negative direction from

FTW1. If the 48-bit word is positive (MSB is low), the incre-

mental frequency changes will be in a positive direction.

010 (RAMPED FSK)

000 (DEFAULT)

MODE

TW1

DFW

RAMP RATE

Figure 43. Example of a Nonlinear Chirp

It is important to note that the FTW1 is only a starting point for

FM chirp. There is no built-in restraint requiring a return to

FTW1. Once the FM chirp has left FTW1 it is free to move

(under program control) within the Nyquist bandwidth (dc to

1/2 system clock). Instant return to FTW1 is easily achieved,

though, and this option is explained in the next few paragraphs.

Two control bits are available in the FM Chirp mode that will

allow practically instantaneous return to the beginning frequency,

FTW1, or to 0 Hz. First, CLR ACC1 bit, register address 1F

hex will, if set high, clear the 48-bit frequency accumulator (ACC1)

output with a retriggerable one-shot pulse of one system clock

duration. The 48-bit Delta Frequency Word input to the accu-

mulator is unaffected by CLR ACC1 bit. If the CLR ACC1 bit

is left high, a one-shot pulse will be delivered to the Frequency

Accumulator (ACC1) on every rising edge of the I/O Update

Clock. The effect is to interrupt the current chirp, reset the

frequency back to FTW1, and continue the chirp at the previously

programmed rate and direction. Clearing the Frequency

Accumulator in the chirp mode is illustrated in Figure 45. Not

shown in the diagram is the I/O update signal, which is either

user-supplied or internally generated. A discussion of I/O Update

is presented elsewhere in this data sheet.

Next, CLR ACC2 control bit (register address 1F hex) is available to

clear both the frequency accumulator (ACC1) and the phase

accumulator (ACC2). When this bit is set high, the output of the

phase accumulator will result in 0 Hz output from the DDS. As

long as this bit is set high, the frequency and phase accumulators

will be cleared, resulting in 0 Hz output. To return to previous

DDS operation, CLR ACC2 must be set to logic low. This bit is

useful in generating pulsed FM.

AD9852ASQ 数据表(PDF) 21 Page - Analog Devices

AD9852ASQ 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表下载

链接网址

AD9852ASQ 数据表(PDF) 21 Page - Analog Devices

AD9852ASQ 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表 下载

链接网址

数据表下载