 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD9888/PCB 数据表(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9888/PCB 数据表(HTML) 1 Page - Analog Devices |
|
|
1 / 32 page  REV. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. a AD9888 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002 100/140/170/205 MSPS Analog Flat Panel Interface FUNCTIONAL BLOCK DIAGRAM 2:1 MUX A/D 8 8 8 RIN ROUTA RIN ROUTB 2:1 MUX A/D 8 8 8 GIN GOUTA GIN GOUTB 2:1 MUX A/D 8 8 8 BIN BOUTA BIN BOUTB 2:1 MUX HSYNC HSYNC 2:1 MUX VSYNC VSYNC 2:1 MUX SOGIN SOGIN COAST CLAMP CKINV CKEXT FILT SCL SDA A0 REF BYPASS DATACK HSOUT VSOUT SOGOUT SERIAL REGISTER AND POWER MANAGEMENT REF SYNC PROCESSING AND CLOCK GENERATION CLAMP CLAMP CLAMP AD9888 2 FEATURES 205 MSPS Maximum Conversion Rate 500 MHz Programmable Analog Bandwidth 0.5 V to 1.0 V Analog Input Range Less than 450 ps p-p PLL Clock Jitter @ 205 MSPS 3.3 V Power Supply Full Sync Processing Sync Detect for “Hot Plugging” 2:1 Analog Input Mux 4:2:2 Output Format Mode Midscale Clamping Power-Down Mode Low Power: <1 W Typical @ 205 MSPS APPLICATIONS RGB Graphics Processing LCD Monitors and Projectors Plasma Display Panels Scan Converters Microdisplays Digital TV GENERAL DESCRIPTION The AD9888 is a complete 8-bit, 205 MSPS monolithic analog interface optimized for capturing RGB graphics signals from personal computers and workstations. Its 205 MSPS encode rate capability and full-power analog bandwidth of 500 MHz supports resolutions up to UXGA (1600 × 1200 at 75 Hz). For ease of design and to minimize cost, the AD9888 is a fully integrated interface solution for flat panel displays. The AD9888 includes an analog interface with a 205 MHz triple ADC with internal 1.25 V reference, PLL to generate a pixel clock from HSYNC and COAST, midscale clamping, and programmable gain, offset, and clamp control. The user provides only a 3.3 V power supply, analog input, and HSYNC and COAST signals. Three-state CMOS outputs may be powered from 2.5 V to 3.3 V. The AD9888’s on-chip PLL generates a pixel clock from HSYNC and COAST inputs. Pixel clock output frequencies range from 10 MHz to 205 MHz. PLL clock jitter is less than 450 ps p-p typical at 205 MSPS. When the COAST signal is presented, the PLL maintains its output frequency in the absence of HSYNC. A sampling phase adjustment is provided. Data, HSYNC, and Clock output phase relationships are maintained. The PLL can be disabled and an external clock input provided as the pixel clock. The AD9888 also offers full sync processing for compos- ite sync and Sync-on-Green applications. A clamp signal is generated internally or may be provided by the user through the CLAMP input pin. This interface is fully pro- grammable via a 2-wire serial interface. Fabricated in an advanced CMOS process, the AD9888 is pro- vided in a space-saving 128-lead MQFP surface mount plastic package and is specified over the 0 °C to 70°C temperature range. |
类似零件编号 - AD9888/PCB |
|
类似说明 - AD9888/PCB |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
