APFCON datasheet(59/222 Pages) MICROCHIP

59 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 59

MCP19111

9.3

Calibration Word 3

The VRO<3:0> bits at memory location 2083h calibrate

the offset of the buffer amplifier of the output voltage

regulation reference set point. This effectively changes

the band gap reference. Firmware must read these

values and write them to the VROCAL register for

proper calibration.

The ZRO<3:0> bits at memory location 2083h calibrate

the offset of the error amplifier. Firmware must read

these values and write them to the ZROCAL register for

proper calibration.

CALWD3: CALIBRATION WORD 3 REGISTER

U-0

R/P-1

—

VRO3

VRO2

VRO1

VRO0

bit 13

bit 8

U-0

R/P-1

—

ZRO3

ZRO2

ZRO1

ZRO0

bit 7

bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 13-12

Unimplemented: Read as ‘0’

bit 11-8

VRO<3:0>: Reference voltage offset calibration bits.

bit 7-4

Unimplemented: Read as ‘0’

bit 3-0

ZRO<3:0>: Error amplifier offset voltage calibration bits.

APFCON 数据表(PDF) 59 Page - Microchip Technology

APFCON 数据表(HTML) 59 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载