APFCON datasheet(161/222 Pages) MICROCHIP

161 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 161

MCP19111

27.4.5

SLAVE MODE 10-BIT ADDRESS

RECEPTION

This section describes a standard sequence of events

for the MSSP module configured as an I2C Slave in

10-bit Addressing mode.

Figure 27-12 is used as a visual reference for this

description.

This is a step-by-step process of what must be done

by slave software to accomplish I2C communication.

Bus starts Idle.

Master sends Start condition; S bit of SSPSTAT

is set; SSPIF is set, if interrupt on Start detect is

enabled.

Master sends matching high address with R/W

bit clear; UA bit of the SSPSTAT register is set.

Slave sends ACK and SSPIF is set.

Software clears the SSPIF bit.

Software reads received address from SSPBUF

clearing the BF flag.

Slave

loads

low

address

into SSPADDx,

releasing SCL.

Master sends matching low-address byte to the

Slave; UA bit is set.

Slave sends ACK and SSPIF is set.

10. Slave clears SSPIF.

11. Slave reads the received matching address

from SSPBUF clearing BF.

12. Slave loads high address into SSPADD.

13. Master clocks a data byte to the slave and

clocks out the slaves ACK on the 9th SCL pulse;

SSPIF is set.

14. If SEN bit of SSPCON2 is set, CKP is cleared by

hardware and the clock is stretched.

15. Slave clears SSPIF.

16. Slave reads the received byte from SSPBUF

clearing BF.

17. If SEN is set, the slave sets CKP to release the

SCL.

18. Steps 13–17 repeat for each received byte.

19. Master sends Stop to end the transmission.

27.4.6

10-BIT ADDRESSING WITH

ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN

set is the same as with 7-bit modes. The only difference

is the need to update the SSPADDx register using the

UA bit. All functionality, specifically when the CKP bit is

cleared and SCL line is held low, are the same.

Figure 27-13 can be used as a reference of a slave in

10-bit addressing with AHEN set.

Figure 27-14 shows a standard waveform for a slave

transmitter in 10-bit Addressing mode.

Note:

Updates to the SSPADDx register are not

allowed until after the ACK sequence.

Note:

If the low address does not match, SSPIF

and UA are still set so that the slave soft-

ware can set SSPADDx back to the high

address. BF is not set because there is no

match. CKP is unaffected.

APFCON 数据表(PDF) 161 Page - Microchip Technology

APFCON 数据表(HTML) 161 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载