数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LSM330DLC 数据表(PDF) 44 Page - STMicroelectronics

部件名 LSM330DLC
功能描述  iNEMO inertial module: 3D accelerometer and 3D gyroscope
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LSM330DLC 数据表(HTML) 44 Page - STMicroelectronics

Back Button LSM330DLC Datasheet HTML 40Page - STMicroelectronics LSM330DLC Datasheet HTML 41Page - STMicroelectronics LSM330DLC Datasheet HTML 42Page - STMicroelectronics LSM330DLC Datasheet HTML 43Page - STMicroelectronics LSM330DLC Datasheet HTML 44Page - STMicroelectronics LSM330DLC Datasheet HTML 45Page - STMicroelectronics LSM330DLC Datasheet HTML 46Page - STMicroelectronics LSM330DLC Datasheet HTML 47Page - STMicroelectronics LSM330DLC Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 66 page
background image
Register descriptions
LSM330DLC
44/66
Doc ID 022162 Rev 2
8.4
CTRL_REG4_A (23h)
8.5
CTRL_REG5_A (24h)
I1_DRDY1
DRDY1 interrupt on INT1_A. Default value 0.
(0: Disable; 1: Enable)
I1_DRDY2
DRDY2 interrupt on INT1_A. Default value 0.
(0: Disable; 1: Enable)
I1_WTM
FIFO watermark interrupt on INT1_A. Default value 0.
(0: Disable; 1: Enable)
I1_OVERRUN
FIFO Overrun interrupt on INT1_A. Default value 0.
(0: Disable; 1: Enable)
Table 26.
CTRL_REG3_A description (continued)
Table 27.
CTRL_REG4_A register
0(1)
1.
This bit must be set to ‘0’ for correct operation.
BLE
FS1
FS0
HR
0(1)
0(1)
SIM
Table 28.
CTRL_REG4_A description
BLE
Big/little endian data selection. Default value 0.
(0: Data LSb @ lower address; 1: Data MSb @ lower address)
FS1-FS0
Full Scale selection. default value: 00
(00: +/- 2G; 01: +/- 4G; 10: +/- 8G; 11: +/- 16G)
HR
High resolution output mode: Default value: 0
(0: High resolution disable; 1: High resolution enable)
SIM
SPI serial interface mode selection. Default value: 0
(0: 4-wire interface; 1: 3-wire interface).
Table 29.
CTRL_REG5_A register
BOOT
FIFO_EN
--
--
LIR_INT1
D4D_INT1
0(1)
1.
This bit must be set to ‘0’ for correct operation.
0(1)
Table 30.
CTRL_REG5_A description
BOOT
Reboot memory content. Default value: 0
(0: Normal mode; 1: reboot memory content)
FIFO_EN
FIFO enable. Default value: 0
(0: FIFO disable; 1: FIFO Enable)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com