数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7953ACPZ 数据表(PDF) 21 Page - Analog Devices

部件名 ADE7953ACPZ
功能描述  Single Phase, Multifunction Metering IC with Neutral Current Measurement
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7953ACPZ 数据表(HTML) 21 Page - Analog Devices

Back Button ADE7953ACPZ Datasheet HTML 17Page - Analog Devices ADE7953ACPZ Datasheet HTML 18Page - Analog Devices ADE7953ACPZ Datasheet HTML 19Page - Analog Devices ADE7953ACPZ Datasheet HTML 20Page - Analog Devices ADE7953ACPZ Datasheet HTML 21Page - Analog Devices ADE7953ACPZ Datasheet HTML 22Page - Analog Devices ADE7953ACPZ Datasheet HTML 23Page - Analog Devices ADE7953ACPZ Datasheet HTML 24Page - Analog Devices ADE7953ACPZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 68 page
background image
Data Sheet
ADE7953
Rev. A | Page 21 of 68
CURRENT CHANNEL ADCs
Figure 39 shows the ADC signal path and signal processing for
Current Channel A, which is accessed through the IAP and IAN
pins. The signal path for Current Channel B is identical and is
accessed through the IBP and IBN pins. The ADC output is a
twos complement, 24-bit data-word that is available at a rate of
6.99 kSPS (thousand samples per second). With the specified full-
scale analog input of ±250 mV and a PGA_Ix gain setting of 2,
the ADC produces its maximum output code. The ADC output
swings between −6,500,000 LSBs (decimal) and +6,500,000 LSBs.
This output varies from part to part.
As shown in Figure 39, there is a high-pass filter (HPF) in each
current channel signal path. The HPF is enabled by default and
removes any dc offset in the ADC output. It is highly recom-
mended that this filter be enabled at all times, but it can be
disabled by clearing the HPFEN bit (Bit 2) in the CONFIG
register (Address 0x102). Clearing the HPFEN bit disables the
filters in both current channels and in the voltage channel.
di/dt Current Sensor and Digital Integrator
As shown in Figure 39, the current channel signal path for both
Channel A and Channel B includes an internal digital integrator.
This integrator is disabled by default and is required only when
interfacing with a di/dt sensor, such as a Rogowski coil. When
using either a shunt resistor or a current transformer (CT), this
integrator is not required and should remain disabled.
A di/dt sensor detects changes in the magnetic field caused by
ac current. Figure 40 shows the principle of a di/dt current sensor.
MAGNETIC FIELD CREATED BY CURRENT
(DIRECTLY PROPORTIONAL TO CURRENT)
+ EMF (ELECTROMOTIVE FORCE)
– INDUCED BY CHANGES IN
MAGNETIC FLUX DENSITY (di/dt)
Figure 40. Principle of a di/dt Current Sensor
The flux density of a magnetic field induced by a current is
directly proportional to the magnitude of the current. Changes
in the magnetic flux density passing through a conductor loop
generate an electromotive force (EMF) between the two ends of
the loop. The EMF is a voltage signal that is proportional to the
differential of the current over time (di/dt). The voltage output
from the di/dt sensor is determined by the mutual inductance
between the current-carrying conductor and the di/dt sensor.
The current signal must be recovered from the di/dt signal
before it can be used. An integrator is therefore necessary to
restore the signal to its original form.
The ADE7953 has a built-in digital integrator on each current
channel that recovers the current signal from the di/dt sensor.
Both digital integrators are disabled by default. The digital
integrator on Current Channel A is enabled by setting the
INTENA bit (Bit 0) in the CONFIG register (Address 0x102).
The digital integrator on Current Channel B is enabled by setting
the INTENB bit (Bit 1) in the CONFIG register (Address 0x102).
VOLTAGE CHANNEL ADC
Figure 41 shows the ADC signal path and signal processing for
the voltage channel input, which is accessed through the VP and
VN pins. The ADC output is a twos complement, 24-bit data-
word that is available at a rate of 6.99 kSPS (thousand samples
per second). With the specified full-scale analog input of ±500 mV
and a PGA_V gain setting of 1, the ADC produces its maximum
output code. The ADC output swings between −6,500,000 LSBs
(decimal) and +6,500,000 LSBs. Note that this output varies
from part to part.
As shown in Figure 41, there is a high-pass filter (HPF) in the
voltage channel signal path. The HPF is enabled by default and
removes any dc offset in the ADC output. It is highly recom-
mended that this filter be enabled at all times, but it can be
disabled by clearing the HPFEN bit (Bit 2) in the CONFIG
register (Address 0x102). Clearing the HPFEN bit disables the
filters in both current channels and in the voltage channel.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com