 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
LCMXO2-256ZE-3UMG64C 数据表(PDF) 66 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
LCMXO2-256ZE-3UMG64C 数据表(HTML) 66 Page - Lattice Semiconductor |
|
|
66 / 106 page  3-27 DC and Switching Characteristics MachXO2 Family Data Sheet Generic DDRX2 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX2_TX.ECLK.Centered 9 tDVB Output Data Valid Before CLK Output MachXO2-640U, MachXO2-1200/U and larger devices, top side only 1.445 — 1.760 — 2.140 — ns tDVA Output Data Valid After CLK Output 1.445 — 1.760 — 2.140 — ns fDATA DDRX2 Serial Output Data Speed —280 —234 —194 Mbps fDDRX2 DDRX2 ECLK Frequency (minimum limited by PLL) —140 —117 — 97 MHz fSCLK SCLK Frequency — 70 — 59 — 49 MHz Generic DDRX4 Outputs with Clock and Data Aligned at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Aligned 9 tDIA Output Data Invalid After CLK Output MachXO2-640U, MachXO2-1200/U and larger devices, top side only — 0.270 — 0.300 — 0.330 ns tDIB Output Data Invalid Before CLK Output — 0.270 — 0.300 — 0.330 ns fDATA DDRX4 Serial Output Data Speed —420 —352 —292 Mbps fDDRX4 DDRX4 ECLK Frequency — 210 — 176 — 146 MHz fSCLK SCLK Frequency — 53 — 44 — 37 MHz Generic DDRX4 Outputs with Clock and Data Centered at Pin Using PCLK Pin for Clock Input – GDDRX4_TX.ECLK.Centered 9 tDVB Output Data Valid Before CLK Output MachXO2-640U, MachXO2-1200/U and larger devices, top side only 0.873 — 1.067 — 1.319 — ns tDVA Output Data Valid After CLK Output 0.873 — 1.067 — 1.319 — ns fDATA DDRX4 Serial Output Data Speed —420 —352 —292 Mbps fDDRX4 DDRX4 ECLK Frequency (minimum limited by PLL) —210 —176 —146 MHz fSCLK SCLK Frequency — 53 — 44 — 37 MHz 7:1 LVDS Outputs – GDDR71_TX.ECLK.7:1 9 tDVB Output Data Valid Before CLK Output MachXO2-640U, MachXO2-1200/U and larger devices, top side only. — 0.240 — 0.270 — 0.300 ns tDVA Output Data Valid After CLK Output — 0.240 — 0.270 — 0.300 ns fDATA DDR71 Serial Output Data Speed —420 —352 —292 Mbps fDDR71 DDR71 ECLK Frequency — 210 — 176 — 146 MHz fCLKOUT 7:1 Output Clock Frequency (SCLK) (minimum limited by PLL) —60—50 —42 MHz Parameter Description Device -3 -2 -1 Units Min. Max. Min. Max. Min. Max. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
