ADP5063ACPZ-1-R7 datasheet(21/44 Pages) AD

21 / 44 page

Data Sheet

ADP5063

Rev. 0 | Page 21 of 44

THERMAL MANAGEMENT

Isothermal Charging

The ADP5063 includes a thermal feedback loop that limits the

charge current when the die temperature exceeds TLIM (typically

115°C). As the on-chip power dissipation and die temperature

increase, the charge current is automatically reduced to maintain

the die temperature within the recommended range. As the die

temperature decreases due to lower on-chip power dissipation

or ambient temperature, the charge current returns to the pro-

grammed level. During isothermal charging, the THERM_LIM

I2C flag is set to high.

This thermal feedback control loop allows the user to set the

programmed charge current based on typical rather than worst-

case conditions.

The ADP5063 does not include a thermal feedback loop to limit

ISO_Sx load current in LDO mode. If the power dissipated on

chip during LDO mode causes the die temperature to exceed

130°C, an interrupt is generated. If the die temperature continues

to rise beyond 140°C, the device enters thermal shutdown.

Thermal Shutdown and Thermal Early Warning

The ADP5063 charger features a thermal shutdown threshold

detector. If the die temperature exceeds TSD, the ADP5063 charger

is disabled, and the TSD 140°C bit is set. The ADP5063 charger

can be reenabled when the die temperature drops below the TSD

falling limit and the TSD 140°C bit is reset. To reset the TSD

140°C bit, write to the I2C fault register, Register Address 0x0D

(Bit 0) or cycle the power.

Before the die temperature reaches TSD, the early warning bit is

set if TSDL is exceeded. This allows the system to accommodate

power consumption before thermal shutdown occurs.

Fault Recovery

Before performing the following operation, it is important to

ensure that the cause of the fault has been rectified.

To recover from a charger fault (when CHARGER_STATUS[2:0] =

110), cycle the power on VINx or write high to reset the I2C

fault bits in the fault register (Register Address 0x0D).

BATTERY ISOLATION FET

The ADP5063 charger features an integrated battery isolation

FET for power path control. The battery isolation FET isolates a

deeply discharged Li-Ion cell from the system power supply in

both trickle and fast charge modes, thereby allowing the system

to be powered at all times.

When VINx is below VVIN_OK_RISE, the battery isolation FET is in

full conducting mode.

The battery isolation FET is off during trickle charge mode.

When the battery voltage exceeds VTRK_DEAD, the battery isolation

FET switches to the system voltage regulation mode. During

system voltage regulation mode, the battery isolation FET

maintains the VISO_SFC voltage on the ISO_Sx pins. When the

battery voltage exceeds VISO_SFC, the battery isolation FET is in

full conducting mode.

The battery isolation FET supplements the battery to support

high current functions on the system power supply. When the

voltage on ISO_Sx drops below VISO_Bx, the battery isolation FET

enters into full conducting mode. When voltage on ISO_Sx rises

above VISO_Bx, the isolation FET enters regulating mode or full

conduction mode, depending on the Li-Ion cell voltage and the

linear charger mode.

BATTERY DETECTION

Battery Voltage Level Detection

The ADP5063 charger features a battery detection mechanism to

detect an absent battery. The charger actively sinks and sources

current into the ISO_Bx node, and voltage vs. time is detected.

The sink phase is used to detect a charged battery, whereas the

source phase is used to detect a discharged battery.

The sink phase (see Figure 27) sinks ISINK current from the ISO_Bx

pins for a time period, tBATOK. If ISO_Bx is below VBATL when the

tBATOK timer expires, the charger assumes that no battery is present

and starts the source phase. If the ISO_Bx pin exceeds the VBATL

voltage when the tBATOK timer expires, the charger assumes that

the battery is present and begins a new charge cycle.

The source phase sources ISOURCE current to the ISO_Bx pins for

a time period, tBATOK. If ISO_Bx exceeds VBATH before the tBATOK

timer expires, the charger assumes that no battery is present. If

the ISO_Bx pin does not exceed the VBATH voltage when the tBATOK

timer expires, the charger assumes that a battery is present and

begins a new charge cycle.

ADP5063ACPZ-1-R7 数据表(PDF) 21 Page - Analog Devices

ADP5063ACPZ-1-R7 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载