OP296 datasheet(71/88 Pages) AD

71 / 88 page

ADuC841/ADuC842/ADuC843

Rev. 0 | Page 71 of 88

IEIP2

Secondary Interrupt Enable Register

SFR Address

A9H

Power-On Default

A0H

Bit Addressable

Table 37. IEIP2 SFR Bit Designations

Bit No.

Name

Description

----

Reserved.

PTI

Priority for time interval interrupt.

PPSM

Priority for power supply monitor interrupt.

PSI

Priority for SPI/I2C interrupt.

----

This bit must contain zero.

ETI

Set by the user to enable, or cleared to disable time interval counter interrupts.

EPSMI

Set by the user to enable, or cleared to disable power supply monitor interrupts.

ESI

Set by the user to enable, or cleared to disable SPI or I2C serial port interrupts.

Interrupt Priority

The interrupt enable registers are written by the user to enable

individual interrupt sources, while the interrupt priority regis-

ters allow the user to select one of two priority levels for each

interrupt. An interrupt of a high priority may interrupt the

service routine of a low priority interrupt, and if two interrupts

of different priority occur at the same time, the higher level

interrupt is serviced first. An interrupt cannot be interrupted by

another interrupt of the same priority level. If two interrupts of

the same priority level occur simultaneously, a polling sequence

is observed as shown in Table 38.

Table 38. Priority within an Interrupt Level

Source

Priority

Description

PSMI

1 (Highest)

Power Supply Monitor Interrupt.

WDS

Watchdog Timer Interrupt.

IE0

External Interrupt 0.

ADCI

ADC Interrupt.

TF0

Timer/Counter 0 Interrupt.

IE1

External Interrupt 1.

TF1

Timer/Counter 1 Interrupt.

ISPI/I2CI

SPI Interrupt/I2C Interrupt.

RI + TI

Serial Interrupt.

TF2 + EXF2

Timer/Counter 2 Interrupt.

TII

11(Lowest)

Time Interval Counter Interrupt.

Interrupt Vectors

When an interrupt occurs, the program counter is pushed onto

the stack, and the corresponding interrupt vector address is

loaded into the program counter. The interrupt vector addresses

are shown in Table 39.

Table 39. Interrupt Vector Addresses

Source

Vector Address

IE0

0003H

TF0

000BH

IE1

0013H

TF1

001BH

RI + TI

0023H

TF2 + EXF2

002BH

ADCI

0033H

ISPI/I2CI

003BH

PSMI

0043H

TII

0053H

WDS

005BH

OP296 数据表(PDF) 71 Page - Analog Devices

OP296 数据表(HTML) 71 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载