 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
OP296 数据表(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
OP296 数据表(HTML) 9 Page - Analog Devices |
|
|
9 / 88 page  ADuC841/ADuC842/ADuC843 Rev. 0 | Page 9 of 88 PIN CONFIGURATIONS AND FUNCTIONAL DESCRIPTIONS 52 51 50 49 48 43 42 41 40 47 46 45 44 14 15 16 17 18 19 20 21 22 23 24 25 26 1 2 3 4 5 6 7 8 9 10 11 13 12 PIN 1 IDENTIFIER TOP VIEW (Not to Scale) 39 38 37 36 35 34 33 32 31 30 29 28 27 P1.0/ADC0/T2 P1.1/ADC1/T2EX P1.2/ADC2 P1.3/ADC3 AVDD AGND CREF VREF DAC0 DAC1 P1.4/ADC4 P1.5/ADC5/SS P1.6/ADC6 P2.7/PWM1/A15/A23 P2.6/PWM0/A14/A22 P2.5/A13/A21 P2.4/A12/A20 DGND DVDD XTAL2 XTAL1 P2.3/A11/A19 P2.2/A10/A18 P2.1/A9/A17 P2.0/A8/A16 SDATA/MOSI ADuC841/ADuC842/ADuC843 52-LEAD PQFP *EXTCLK NOT PRESENT ON THE ADuC841 Figure 3. 52-Lead PQPF P1.1/ADC1/T2EX P1.2/ADC2 P1.3/ADC3 AVDD AVDD AGND AGND AGND CREF VREF DAC0 DAC1 P1.4/ADC4 P1.5/ADC5/SS P2.7/A15/A23 P2.6/A14/A22 P2.5/A13/A21 P2.4/A12/A20 DGND DGND DVDD XTAL1 P2.3/A11/A19 P2.2/A10/A18 P2.1/A9/A17 P2.0/A8/A16 SDATA/MOSI 14 1 2 3 4 5 6 7 8 9 10 11 13 12 42 41 40 39 38 37 36 35 34 33 32 31 30 29 PIN 1 IDENTIFIER XTAL2 TOP VIEW (Not to Scale) ADuC841/ADuC842/ADuC843 56-LEAD CSP *EXTCLK NOT PRESENT ON THE ADuC841 Figure 4. 56-Lead CSP Table 3. Pin Function Descriptions Mnemonic Type Function DVDD P Digital Positive Supply Voltage. 3 V or 5 V nominal. AVDD P Analog Positive Supply Voltage. 3 V or 5 V nominal. CREF I/O Decoupling Input for On-Chip Reference. Connect a 0.47 µF capacitor between this pin and AGND. VREF NC Not connected. This was reference out on the ADuC812; the CREF pin should be used instead. AGND G Analog Ground. Ground reference point for the analog circuitry. P1.0–P1.7 I Port 1 is an 8-bit input port only. Unlike other ports, Port 1 defaults to analog input mode. To configure any of these port pins as a digital input, write a 0 to the port bit. ADC0–ADC7 I Analog Inputs. Eight single-ended analog inputs. Channel selection is via ADCCON2 SFR. T2 I Timer 2 Digital Input. Input to Timer/Counter 2. When enabled, Counter 2 is incremented in response to a 1-to-0 transition of the T2 input. T2EX I Digital Input. Capture/reload trigger for Counter 2; also functions as an up/down control input for Counter 2. SS I Slave Select Input for the SPI Interface. SDATA I/O User Selectable, I2C Compatible, or SPI Data Input/Output Pin. SCLOCK I/O Serial Clock Pin for I2C Compatible or for SPI Serial Interface Clock. MOSI I/O SPI Master Output/Slave Input Data I/O Pin for SPI Interface. MISO I/O SPI Master Input/Slave Output Data I/O Pin for SPI Serial Interface. DAC0 O Voltage Output from DAC0. This pin is a no connect on the ADuC843. DAC1 O Voltage Output from DAC1. This pin is a no connect on the ADuC843. RESET I Digital Input. A high level on this pin for 24 master clock cycles while the oscillator is running resets the device. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
