 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD6620S/PCB 数据表(PDF) 41 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6620S/PCB 数据表(HTML) 41 Page - Analog Devices |
|
|
41 / 44 page  AD6620 –41– REV. A The impulse response length of the CIC2 is given by 21 2 ×− ( ) M f CIC ADC The composite impulse response length of all three stages is NM M M M M f TAPS CIC CIC CIC CIC CIC ADC ×× + × × − × + 52 52 2 43 1 The Algorithmic Latency is NM M M M M f TAPS CIC CIC CIC CIC CIC ADC ×× + × × − × + × 52 52 2 43 1 2 Fixed Latency is the delay due to each register between the input and the output of the AD6620. The latency is the count of each register multiplied by the period of the clock that drives it. The fixed latency of the AD6620 can be approximated by the follow- ing expression: 10 7 7 5 25 tt M M M N t CLK SAMP CIC CIC RCF TAPS CLK ++ + + [] [] []+× where: tCLK is the high speed clock to the AD6620. tSAMP is the data rate delivered to the AD6620. Normally tCLK and tSAMP are the same unless a clock multiplier is used such as with the AD6600’s 2 × clock output. Variable Latency is due to any differences between the asyn- chronous edge of the SYNC pulses and the data rate. This includes use of the internal synchronization options. Based on the information on latency, the plots shown below provide typical latency for a variety of different applications. They were obtained by inserting a –FS dc step into the Input Data Port of the AD6620. These are I channel step responses for the input transient. The latency is defined as the output period times number of output samples until the output reached approxi- mately 50% of the step value. OUTPUT SAMPLES 0.20 –0.40 –1.00 121 3 57 9 11 13 15 17 19 0.00 –0.20 –0.60 –0.80 23 25 27 29 61.44MHz SAMPLE RATE MCIC2 = 16 MCIC5 = 8 MRCF = 8 NTAPS = 256 AT 19 OUTPUT SAMPLES, THE LATENCY WOULD BE 0.32ms EXPECTED LATENCY = 0.303ms Figure 52. AMPS Example OUTPUT SAMPLES 0.20 –0.40 111 2 34 56 7 8 9 10 0.00 –0.20 –0.60 –0.80 12 13 14 15 58.9824MHz SAMPLE RATE MCIC2 = 2 MCIC5 = 4 MRCF = 6 NTAPS = 48 AT 8 OUTPUT SAMPLES, THE LATENCY WOULD BE 6.51 s EXPECTED LATENCY = 6.31 s Figure 53. CDMA Example OUTPUT SAMPLES 0.20 –0.40 121 3 57 9 11 13 15 17 19 0.00 –0.20 –0.60 –0.80 23 25 27 29 64.512MHz SAMPLE RATE MCIC2 = 2 MCIC5 = 14 MRCF = 3 NTAPS = 84 AT 19 OUTPUT SAMPLES, THE LATENCY WOULD BE 24.7 s EXPECTED LATENCY = 24.31 s Figure 54. PHS Example OUTPUT SAMPLES 0.20 –0.40 111 2 34 56 7 8 9 10 0.00 –0.20 –0.60 –0.80 12 13 14 15 –1.00 65.0MHz SAMPLE RATE MCIC2 = 2 MCIC5 = 6 MRCF = 20 NTAPS = 240 AT 9 OUTPUT SAMPLES, THE LATENCY WOULD BE 33.23 s EXPECTED LATENCY = 31.2 s Figure 55. WB-GSM Example |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
