| 数据搜索系统,热门电子元器件搜索 |
|
ADA4661-2ARMZ-R7 数据表(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADA4661-2ARMZ-R7 数据表(HTML) 19 Page - Analog Devices |
|
19 / 32 page ![]() Data Sheet ADA4661-2 Rev. 0 | Page 19 of 32 Figure 54. Positive Settling Time to 0.1% Figure 55. Negative Settling Time to 0.1% Figure 56. Voltage Noise Density vs. Frequency Figure 57. Positive Settling Time to 0.1% Figure 58. Negative Settling Time to 0.1% Figure 59. Voltage Noise Density vs. Frequency TIME (400ns/DIV) VSY = ±1.5V VIN = 1V p-p RL = 10kΩ CL = 10pF AV = –1 ERROR BAND OUTPUT INPUT TIME (400ns/DIV) VSY = ±1.5V VIN = 1V p-p RL = 10kΩ CL = 10pF AV = –1 ERROR BAND OUTPUT INPUT 1 10 100 1k 1k 10k 100k 10 100 1M 10M FREQUENCY (Hz) VSY = 3V VCM = VSY/2 AV = 1 TIME (400ns/DIV) VSY = ±9V VIN = 1V p-p RL = 10kΩ CL = 10pF AV = –1 ERROR BAND OUTPUT INPUT TIME (400ns/DIV) VSY = ±9V VIN = 1V p-p RL = 10kΩ CL = 10pF AV = –1 ERROR BAND OUTPUT INPUT 1 10 100 1k 1k 10k 100k 10 100 1M 10M FREQUENCY (Hz) VSY = 18V VCM = VSY/2 AV = 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |