数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7913 数据表(PDF) 26 Page - Analog Devices

部件名 ADE7913
功能描述  3-Channel, Isolated, Sigma-Delta ADC with SPI
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7913 数据表(HTML) 26 Page - Analog Devices

Back Button ADE7913 Datasheet HTML 22Page - Analog Devices ADE7913 Datasheet HTML 23Page - Analog Devices ADE7913 Datasheet HTML 24Page - Analog Devices ADE7913 Datasheet HTML 25Page - Analog Devices ADE7913 Datasheet HTML 26Page - Analog Devices ADE7913 Datasheet HTML 27Page - Analog Devices ADE7913 Datasheet HTML 28Page - Analog Devices ADE7913 Datasheet HTML 29Page - Analog Devices ADE7913 Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 44 page
background image
ADE7912/ADE7913
Data Sheet
Rev. 0 | Page 26 of 44
SPI-COMPATIBLE INTERFACE
The SPI of the ADE7912/ADE7913 is the slave of the
communication and consists of four pins: SCLK, MOSI, MISO,
and CS. The serial clock for a data transfer is applied at the
SCLK logic input. All data transfer operations synchronize
to the serial clock. Data shifts into the ADE7912/ADE7913 at
the MOSI logic input on the falling edge of SCLK, and the
ADE7912/ADE7913 sample the data on the rising edge of
SCLK. Data shifts out of the ADE7912/ADE7913 at the MISO
logic output on the falling edge of SCLK and can be sampled
by the master device on the rising edge of SCLK. The most
significant bit of the word is shifted in and out first. The
maximum and minimum serial clock frequencies supported by
this interface are 5.6 MHz and 250 kHz, respectively. MISO
stays in high impedance when no data is transmitted from the
ADE7912/ADE7913. At power-up or during hardware or
software reset, the microcontroller reads the STATUS0 register
to detect when Bit 0 (RESET_ON) clears to 0. See Figure 39
for details of the connections between the SPI ports of three
ADE7912/ADE7913 devices and a microcontroller containing
an SPI interface.
The CS logic input is the chip select input. Drive the CS input
low for the entire data transfer operation. Bringing CS high
during a data transfer operation leaves the ADE7912/ADE7913
register that is the object of the data transfer unaffected, but
aborts the transfer and places the serial bus in a high impedance
state. A new transfer can then be initiated by returning the CS
logic input to low.
Figure 41. SPI Read Operation of an 8-Bit Register
Figure 42. SPI Read Operation in Burst Mode
Figure 43. SPI Write Operation
0
7
6
1
0
REGISTER VALUE
SCLK
MOSI
CS
MISO
1
0
ADDR[4:0]
SCLK
MOSI
CS
MISO
1
0
0
0
0
0
0
0
IWV
CNT_SNAPSHOT
23
0
15
0
SCLK
MOSI
CS
7
6
1
0
REGISTER VALUE
0
0 0
ADDR[4:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com