TAS5731MPHPR datasheet(33/68 Pages) TI1

33 / 68 page

D0 ACK

Stop

Condition

Acknowledge

I CDevice Addressand

Read/WriteBit

Subaddress

LastDataByte

A0 R/W ACK A7

ACK D7

ACK

Start

Condition

Acknowledge

FirstDataByte

OtherDataBytes

ACK

Acknowledge

T0036-02

R/W ACK A7

ACK

D0 ACK

Start

Condition

Stop

Condition

Acknowledge

I CDevice Addressand

Read/WriteBit

Subaddress

DataByte

T0036-01

TAS5731M

www.ti.com

SLOS838B – JULY 2013 – REVISED NOVEMBER 2013

Supplying a subaddress for each subaddress transaction is referred to as random I2C addressing. The

TAS5731M also supports sequential I2C addressing. For write transactions, if a subaddress is issued followed by

data for that subaddress and the 15 subaddresses that follow, a sequential I2C write transaction has taken place,

and the data for all 16 subaddresses is successfully received by the TAS5731M. For I2C sequential-write

transactions, the subaddress then serves as the start address, and the amount of data subsequently transmitted,

before a stop or start is transmitted, determines how many subaddresses are written. As was true for random

addressing, sequential addressing requires that a complete set of data be transmitted. If only a partial set of data

is written to the last subaddress, the data for the last subaddress is discarded. However, all other data written is

accepted; only the incomplete data is discarded.

Single-Byte Write

As shown in Figure 56, a single-byte data-write transfer begins with the master device transmitting a start

condition followed by the I2C device address and the read/write bit. The read/write bit determines the direction of

the data transfer. For a data-write transfer, the read/write bit is a 0. After receiving the correct I2C device address

and the read/write bit, the DAP responds with an acknowledge bit. Next, the master transmits the address byte or

bytes corresponding to the TAS5731M internal memory address being accessed. After receiving the address

byte, the TAS5731M again responds with an acknowledge bit. Next, the master device transmits the data byte to

be written to the memory address being accessed. After receiving the data byte, the TAS5731M again responds

with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-

write transfer.

Figure 56. Single-Byte Write Transfer

Multiple-Byte Write

A multiple-byte data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes

are transmitted by the master device to the DAP as shown in Figure 57. After receiving each data byte, the

TAS5731M responds with an acknowledge bit.

Figure 57. Multiple-Byte Write Transfer

Product Folder Links :TAS5731M

TAS5731MPHPR 数据表(PDF) 33 Page - Texas Instruments

TAS5731MPHPR 数据表(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载

链接网址

TAS5731MPHPR 数据表(PDF) 33 Page - Texas Instruments

TAS5731MPHPR 数据表(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表 下载

链接网址

数据表下载