| 数据搜索系统,热门电子元器件搜索 |
|
TAS5731MPHPR 数据表(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5731MPHPR 数据表(HTML) 11 Page - Texas Instruments |
|
11 / 68 page ![]() t h1 t su1 t (edge) t su2 t h2 SCLK (Input) LRCLK (Input) SDIN T0026-04 t r t f TAS5731M www.ti.com SLOS838B – JULY 2013 – REVISED NOVEMBER 2013 SERIAL AUDIO PORTS SLAVE MODE over recommended operating conditions (unless otherwise noted) TEST PARAMETER MIN TYP MAX UNIT CONDITIONS fSCLKIN Frequency, SCLK 32 × fS, 48 × fS, 64 × fS CL = 30 pF 1.024 12.288 MHz tsu1 Setup time, LRCLK to SCLK rising edge 10 ns th1 Hold time, LRCLK from SCLK rising edge 10 ns tsu2 Setup time, SDIN to SCLK rising edge 10 ns th2 Hold time, SDIN from SCLK rising edge 10 ns LRCLK frequency 8 48 48 kHz SCLK duty cycle 40% 50% 60% LRCLK duty cycle 40% 50% 60% SCLK SCLK rising edges between LRCLK rising edges 32 64 edges t(edge) SCLK LRCLK clock edge with respect to the falling edge of SCLK –1/4 1/4 period tr/tf Rise/fall time for SCLK/LRCLK 8 ns Figure 4. Slave-Mode Serial Data-Interface Timing Copyright © 2013, Texas Instruments Incorporated 11 Product Folder Links :TAS5731M |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |