 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TAS5731MPHPR 数据表(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5731MPHPR 数据表(HTML) 9 Page - Texas Instruments |
|
|
9 / 68 page  TAS5731M www.ti.com SLOS838B – JULY 2013 – REVISED NOVEMBER 2013 RECOMMENDED OPERATING CONDITIONS (continued) MIN NOM MAX UNIT TJ (2) Operating junction temperature range 0 125 °C RL (PBTL) Load impedance Output filter: L = 15 μH, C = 680 nF 2 Ω RL (BTL) Load impedance Output filter: L = 15 μH, C = 680 nF 4 Ω RL (SE) Load impedance Output filter: L = 15 μH, C = 680 nF 2 Ω Minimum output inductance under short- LO Output-filter inductance 10 μH circuit condition (2) Continuous operation above the recommended junction temperature may result in reduced reliability and/or lifetime of the device. PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS PARAMETER TEST CONDITIONS VALUE UNIT 11.025/22.05/44.1-kHz data rate ±2% 352.8 Output PWM switch frequency kHz 48/24/12/8/16/32-kHz data rate ±2% 384 PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fMCLKI MCLK frequency 2.8224 24.576 MHz MCLK duty cycle 40% 50% 60% tr / Rise/fall time for MCLK 5 ns tf(MCLK) LRCLK allowable drift before LRCLK reset 4 MCLKs External PLL filter capacitor C1 SMD 0603 X7R 47 nF External PLL filter capacitor C2 SMD 0603 X7R 4.7 nF External PLL filter resistor R SMD 0603, metal film 470 Ω ELECTRICAL CHARACTERISTICS DC Characteristics TA = 25°, PVDD_x = 18 V, DVDD = AVDD = 3.3 V, RL= 8 Ω, BTL AD mode, fS = 48 kHz (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IOH = –4 mA VOH High-level output voltage ADR/FAULTand SDA 2.4 V DVDD = 3 V IOL = 4 mA VOL Low-level output voltage ADR/FAULTand SDA 0.5 V DVDD = 3 V VI < VIL ; DVDD = AVDD IIL Low-level input current 75 μA = 3.6V VI > VIH ; DVDD = IIH High-level input current 75(1) μA AVDD = 3.6V Normal mode 49 68 3.3 V supply voltage (DVDD, IDD 3.3 V supply current mA Reset (RESET = low, AVDD) 23 38 PDN = high) Normal mode 32 50 IPVDD Supply current No load (PVDD_x) mA Reset (RESET = low, 4 8 PDN = high) Drain-to-source resistance, LS TJ = 25°C, includes metallization resistance 80 rDS(on) (2) m Ω Drain-to-source resistance, HS TJ = 25°C, includes metallization resistance 80 I/O Protection Vuvp Undervoltage protection limit PVDD falling 6.4 V Vuvp,hyst Undervoltage protection limit PVDD rising 7.1 V (1) IIH for the PBTL pin has a maximum limit of 200 µA due to an internal pulldown on the pin. (2) This does not include bond-wire or pin resistance. Copyright © 2013, Texas Instruments Incorporated 9 Product Folder Links :TAS5731M |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
