AGLP030 datasheet(128/134 Pages) MICROSEMI

128 / 134 page

Datasheet Information

5-2

Revision 16

Revision 12

(continued)

The reference to guidelines for global spines and VersaTile rows, given in the "Global

Clock Contribution—PCLOCK" section, was corrected to t

he "Spine Architecture"

section of the Global Resources chapter in the IGLOO PLUS FPGA Fabric

User's Guide (SAR 34733).

2-12

tDOUT was corrected to tDIN in Figure 2-4 • Input Buffer Timing Model and Delays

(example) (SAR 37107).

2-16

The AC Loading figures in the "Single-Ended I/O Characteristics" section were

updated to match tables in the "Summary of I/O Timing Characteristics – Default I/O

Software Settings" section (SAR 34887).

2-27

Minimum pulse width High and Low values were added to the tables in the "Global

Tree Timing Characteristics" section. The maximum frequency for global clock

parameter was removed from these tables because a frequency on the global is only

an indication of what the global network can do. There are other limiters such as the

SRAM, I/Os, and PLL. SmartTime software should be used to determine the design

frequency (SAR 36963).

2-58

Table 2-90 • IGLOO PLUS CCC/PLL Specification and Table 2-91 • IGLOO PLUS

CCC/PLL Specification were updated. A note was added to both tables indicating

that when the CCC/PLL core is generated by Microsemi core generator software, not

all delay values of the specified delay increments are available (SAR 34820).

The value for serial clock was missing from these tables and has been restored. The

value and units for input cycle-to-cycle jitter were incorrect and have been restored.

The note to Table 2-90 • IGLOO PLUS CCC/PLL Specification giving specifications

for which measurements done was corrected from VCC/VCCPLL = 1.14 V to

VCC/VCCPLL = 1.425 V. The Delay Range in Block: Programmable Delay 2 value in

Table 2-91 • IGLOO PLUS CCC/PLL Specification was corrected from 0.025 to 0.863

(SAR 37058).

2-61,

2-62

Figure 2-28 • Write Access after Read onto Same Address was deleted. Reference

was made to a new application note, Simultaneous Read-Write Operations in Dual-

Port SRAM for Flash-Based cSoCs and FPGAs, which covers these cases in detail

(SAR 34868).

The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics"

tables, Figure 2-32 • FIFO Reset, and the FIFO "Timing Characteristics" tables were

revised to ensure consistency with the software names (SAR 35748).

2-65,

2-68,

2-74,

2-76

The "Pin Descriptions and Packaging" chapter has been added (SAR 34769).

3-1

Package names used in the "Package Pin Assignments" section were revised to

match standards given in Package Mechanical Drawings (SAR 34769).

4-1

Revision 11

(July 2010)

The versioning system for datasheets has been changed. Datasheets are assigned a

revision number that increments each time the datasheet is revised. The "IGLOO

PLUS Device Status" table indicates the status for each device in the family.

N/A

The "Reprogrammable Flash Technology" section was revised to add "250 MHz

(1.5 V systems) and 160 MHz (1.2 V systems) System Performance."

The "I/Os with Advanced I/O Standards" section was revised to add definitions for

hot-swap and cold-sparing.

1-6

Conditional statements regarding hot insertion were removed from the description of

VI in Table 2-1 • Absolute Maximum Ratings, since all IGLOO PLUS devices are hot

insertion enabled.

2-1

Revision

Changes

Page

AGLP030 数据表(PDF) 128 Page - Microsemi Corporation

AGLP030 数据表(HTML) 128 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载