数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8347ECVRADDB 数据表(PDF) 28 Page - Freescale Semiconductor, Inc

部件名 MPC8347ECVRADDB
功能描述  MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8347ECVRADDB 数据表(HTML) 28 Page - Freescale Semiconductor, Inc

Back Button MPC8347ECVRADDB Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 32Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 99 page
background image
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12
28
Freescale Semiconductor
Ethernet: Three-Speed Ethernet, MII Management
Figure 12 provides the AC test load for TSEC.
Figure 12. TSEC AC Test Load
Figure 13 shows the MII receive AC timing diagram.
Figure 13. MII Receive AC Timing Diagram
8.2.3
TBI AC Timing Specifications
This section describes the TBI transmit and receive AC timing specifications.
RX_CLK clock rise (20%–80%)
tMRXR
1.0
4.0
ns
RX_CLK clock fall time (80%–20%)
tMRXF
1.0
4.0
ns
Note:
1. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH symbolizes MII receive timing
(MR) with respect to the time data input signals (D) reach the valid state (V) relative to the tMRX clock reference (K) going to
the high (H) state or setup time. Also, tMRDXKL symbolizes MII receive timing (GR) with respect to the time data input signals
(D) went invalid (X) relative to the tMRX clock reference (K) going to the low (L) state or hold time. In general, the clock
reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of tMRX
represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter:
R (rise) or F (fall).
Table 28. MII Receive AC Timing Specifications (continued)
At recommended operating conditions with LVDD/OVDD of 3.3 V ± 10%.
Parameter/Condition
Symbol1
Min
Typ
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
RX_CLK
RXD[3:0]
tMRDXKH
tMRX
tMRXH
tMRXR
tMRXF
RX_DV
RX_ER
tMRDVKH
Valid Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com