CS494502 datasheet(89/100 Pages) CIRRUS

89 / 100 page

FA1, FSCDIN — Host Address Bit One or SPI Serial Control Data Input

In parallel host mode, this pin serves as one of two address input pins used to select one of

four parallel registers. In SPI serial host mode, this pin serves as the data input. INPUT

FHS1, FRD,FR/W — Mode Select Bit 1 or Host Parallel Output Enable or Host Parallel R/W

DSPAB control port mode select bit 1. This bit is one of 3 control port select bits that are

sampled on the rising edge of RESET to determine the control port mode of DSPAB. In Intel

parallel host mode, this pin serves as the active-low data bus enable input. In Motorola parallel

host mode, this pin serves as the read-high/write-low control input signal. In serial host mode,

this pin can serve as the external memory active-low data-enable output signal.

BIDIRECTIONAL - Default: INPUT

FHS0, FWR,FDS — Mode Select Bit 0 or Host Write Strobe or Host Data Strobe

DSPAB control port mode select bit 0. This bit is one of 3 control port select bits that are

sampled on the rising edge of RESET to determine the control port mode of DSPAB. In Intel

parallel host mode, this pin serves as the active-low data-write-input strobe. In Motorola

parallel host mode, this pin serves as the active-low data-strobe-input signal. In serial host

mode, this pin can serve as the external-memory active-low write-enable output signal.

BIDIRECTIONAL - Default: INPUT

FCS — Host Parallel Chip Select, Host Serial SPI Chip Select

In parallel host mode, this pin serves as the active-low chip-select input signal. In serial host

SPI mode, this pin is used as the active-low chip-select input signal. INPUT

FHS2, FSCDIO, FSCDOUT — Mode Select Bit 2 or Serial Control Port Data Input and Output, Par-

allel Port Type Select

DSPAB control port mode select bit 2. This bit is one of 3 control port select bits that are

sampled on the rising edge of RESET to determine the control port mode of DSPAB. In SPI

mode this pin serves as the data output pin. In parallel host mode, this pin is sampled at the

rising edge of RESET to configure the parallel host mode as an Intel type bus or as a

Motorola type bus. BIDIRECTIONAL - Default: INPUT

FINTREQ — Control Port Interrupt Request

Open-drain interrupt-request output. This pin is driven low to indicate that the DSP has

outgoing control data that should be read by the host.

OPEN DRAIN I/O - Requires 3.3K Ohm Pull-Up

FSCLKN1, STCCLK2

— PCM Audio Input Bit Clock

Digital-audio bit clock input. FSCLKN1 operates asynchronously from all other DSPAB clocks.

In master mode, FSCLKN1 is derived from DSPAB

’s internal clock generator. The active edge

of FSCLKN1 can be programmed by the DSP.

BIDIRECTIONAL - Default: INPUT

FLRCLKN1 — PCM Audio Input Sample Rate Clock

CS494502 数据表(PDF) 89 Page - Cirrus Logic

CS494502 数据表(HTML) 89 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表下载

链接网址

CS494502 数据表(PDF) 89 Page - Cirrus Logic

CS494502 数据表(HTML) 89 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

数据表 下载

链接网址

数据表下载