| 数据搜索系统,热门电子元器件搜索 |
|
CS494502 数据表(PDF) 20 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS494502 数据表(HTML) 20 Page - Cirrus Logic |
|
20 / 100 page ![]() 20 1.13 Switching Characteristics — SPI Control Port Slave Mode (DSPC) (TA =25 °C; VDD, PLLVDD = 2.5 V; VDDSD = 3.3 V; CL =20pF) Notes: 1. The specification fsck indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the software. The relevant application code user’s manual should be consulted for the software speed limitations. 2. Data must be held for sufficient time to bridge the transition time of SCCLK. Parameter Symbol Min Max Units SCCLK clock frequency (Note 1) fsck -5 MHz CS falling to SCCLK rising tcss 4*DCLKP - ns SCCLK low time tscl 4*DCLKP - ns SCCLK high time tsch 4*DCLKP - ns Setup time SCDIN to SCCLK rising tcdisu DCLKP - ns Hold time SCCLK rising to SCDIN (Note 2) tcdih DCLKP+20 - ns Time from SCCLK low to SCDOUT valid tscdov - 3*DCLKP+20 ns Time from SCCLK rising to INTREQ rising tscrh - DCLKP ns Hold time for INTREQ from SCCLK rising tscrl DCLKP - ns Time from SCCLK falling to CS rising tsccsh 2*DCLKP+15 - ns Time from SCCLK low to CS falling tsccsl 10 ns High time between active CS tcsht 4*DCLKP - ns Time from CS rising to SCDOUT high-Z tcscdo DCLKP ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |