| 数据搜索系统,热门电子元器件搜索 |
|
GMS81C7008 数据表(PDF) 55 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
GMS81C7008 数据表(HTML) 55 Page - Hynix Semiconductor |
|
55 / 123 page ![]() GMS81C7008/7016 APR., 2001 Ver 2.01 51 13.2 16-bit Timer / Counter Mode The Timer register is being run with all 16 bits. A 16-bit timer/ counter register T0, T1 are incremented from 0000H until it matches TDR0, TDR1 and then resets to 0000H. The match out- put generates Timer 0 interrupt. The clock source of the Timer 0 is selected either internal or ex- ternal clock by bit T0SL1, T0SL0. Even if the Timer 0 (including the Timer 1) is used as a 16-bit timer, the Timer 2 and Timer 3 can still be used as either two 8- bit timer or one 16-bit timer by setting the TM2. Reversely, even if the Timer 2 (including the Timer 3) is used as a 16-bit timer, the Timer 0 and Timer 1 can still be used as 8-bit timer indepen- dently. Figure 13-9 16-bit Timer/Counter T0IF clear 0: Stop 1: Clear and start T0ST T0CK[2:0] TIMER 0 INTERRUPT T0CN Comparator TIMER 0 + TIMER 1 → TIMER 0 (16-bit) Higher byte Lower byte COMPARE DATA T0 (16-bit) 1 0 (Not Timer 1 interrupt) 765 432 10 INITIAL VALUE: 00H ADDRESS: 0E0H TM0 XX X X X X 0X X means don’t care ÷2 ÷4 ÷8 MUX 000 001 010 ÷32 ÷128 ÷512 ÷2048 011 100 101 110 111 Edge Detector EC0 PIN TM1 BTCL X1 0 0 1 1 XX POL0 PWME0 T1CK1 INITIAL VALUE: 00H ADDRESS: 0E2H T1CK0 T1CN T1ST 16BIT0 CAP1 BTCL - CAP0 T0CK1 T0CK0 T0CN T0ST -T0CK2 765 432 10 INITIAL VALUE: 00H ADDRESS: 0E6H TM2 XX X X X X 0X TM3 BTCL X1 0 0 1 1 XX POL1 PWME1 T3CK1 INITIAL VALUE: 00H ADDRESS: 0E8H T3CK0 T3CN T3ST 16BIT1 CAP3 BTCL - CAP2 T2CK1 T2CK0 T2CN T2ST -T2CK2 R31/T1O/PWM0 F/F PIN PMR.6 T1 TDR0 TDR1 fXIN fSXIN 0X 1X SCMR[1:0] T2IF clear 0: Stop 1: Clear and start T2ST T2CK[2:0] TIMER 2 INTERRUPT T2CN Comparator TIMER 0 + TIMER 1 → TIMER 0 (16-bit) Higher byte Lower byte COMPARE DATA T2 (16-bit) 1 0 (Not Timer 3 interrupt) ÷2 ÷4 ÷8 MUX 000 001 010 ÷32 ÷128 ÷512 ÷2048 011 100 101 110 111 Edge Detector EC2 PIN R32/T3O/PWM1 F/F PIN PMR.7 T3 TDR2 TDR3 fXIN fSXIN 1X 1X SCMR[1:0] [0D9H.6] [0D9H.7] X means don’t care |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |