GMS81C7008 datasheet(57/123 Pages) HYNIX

57 / 123 page

GMS81C7008/7016

APR., 2001 Ver 2.01

value in the Timer counter register (T0,T1), to be captured and

stored into registers CDRn (CDR0, CDR1), respectively. After

capture, the Timer counter register is cleared and restarts by hard-

ware. At this time, reading the address E1H as a CDR0, not T0.

T0, TDR0, CDR0 are located at same address. The other

CDR1~CDR3 are same. Refer to Timer registers of page 27.

It has three transition modes: “falling edge”, “rising edge”, “both

edge” which are selected by interrupt edge selection register

IEDS. Refer to “17.4 External Interrupt” on page 68. In addition,

the transition at INTn pin generate an interrupt.

Note: The CDRn and Tn are in same address.In the cap-

ture mode, reading operation is read as CDRn, not Tn be-

cause addressing path is opened to the CDRn.

Figure 13-11 16-bit Capture Mode

13.4 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the

Timer register is being run will 16 bits. Configuration is shown in

Figure 13-11.

13.5 Timer output port mode

The GMS81C7008/16 has a function of Timer compare output.

To pulse out, the timer match can goes out to port pin (T1O, T3O)

as shown in Figure 13-3, Figure 13-4 and Figure 13-9.

Thus pulse out is generated by the timer match. These operation

is implemented to pin T1O, T3O. This pin output the signal hav-

ing 50% duty square wave and output frequency is same as below

equation.

To use this function, the bit 6 and bit 7 of Port Mode Register

(PMR) are set or clear properly. In addition, 16-bit Timer output

mode is available, also

T0CK[2:0]

÷2

÷4

÷8

MUX

000

001

010

÷32

÷128

÷512

÷2048

011

100

101

110

111

Edge Detector

EC0 PIN

T0CN

INT0IF

0: Stop

1: Clear and start

INT0

INTERRUPT

capture

IEDS[1:0]

T0IF

TIMER 0

INTERRUPT

Comparator

COMPARE DATA

INT0 PIN

T0ST

clear

fXIN

fSXIN

SCMR[1:0]

R31/T1O/PWM0

F/F

PMR.6

CDR1

CDR0

TDR1

TDR0

BTCL

543

210

CAP0

T0CK1

INITIAL VALUE: 00H

ADDRESS: 0E0H

TM0

T0CK0 T0CN T0ST

-T0CK2

X means don’t care

BTCL

POL0

PWME0

T1CK1

INITIAL VALUE: 00H

ADDRESS: 0E2H

TM1

T1CK0 T1CN T1ST

16BIT0

CAP1

[0D9H.6]

16 BITS

MSB

LSB

fEX

GMS81C7008 数据表(PDF) 57 Page - Hynix Semiconductor

GMS81C7008 数据表(HTML) 57 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载